MX29LV160DTTI-70G datasheet, PDF

Datasheet> All Categories > storage> The FLASH memory> MX29LV160DTTI-70G

MX29LV160DTTI-70G: DescriptionTechnology: NOR Flash Clock Frequency: - Memory Architecture (Format): FLASH Memory Interface Type: CFI Memory Capacity: 16Mb (2M x 8) Memory Type: Non-Volatile; Categorystorage The FLASH memory; File Size2MB，66 Pages; ManufacturerMXIC; Websitehttp://www.macronix.com/; Macronix is a global leader in non-volatile memory integrated components, providing ROM read-only memory, NOR flash memory and NAND flash memory solutions across a wide range of specifications and capacities. With world-class R&D and manufacturing capabilities, Macronix provides the highest quality, innovative and high-performance products for customers to apply in consumer, communications, computers, automotive electronics, network communications and other fields.

Download Datasheet Parametric View All

MX29LV160DTTI-70G Overview

Technology: NOR Flash Clock Frequency: - Memory Architecture (Format): FLASH Memory Interface Type: CFI Memory Capacity: 16Mb (2M x 8) Memory Type: Non-Volatile

MX29LV160DTTI-70G Parametric

Parameter Name	Attribute value
technology	NOR Flash
Clock frequency	-
Memory architecture (format)	FLASH
Memory interface type	CFI
memory capacity	16Mb (2M x 8)
Operating Voltage	2.7V ~ 3.6V
Operating temperature	-40℃~+85℃
Write cycle time (pages)	70ns
Write cycle time (bytes)	-
memory type	Non-Volatile

MX29LV160DTTI-70G Preview

Download Datasheet

View All

MX29LV160D T/B

DATASHEET

P/N:PM1315

REV. 1.2, DEC. 22, 2011

MX29LV160D T/B

Contents

FEATURES ............................................................................................................................................................. 5

GENERAL DESCRIPTION ..................................................................................................................................... 6

PIN CONFIGURATIONS ......................................................................................................................................... 7

PIN DESCRIPTION ................................................................................................................................................. 9

BLOCK DIAGRAM................................................................................................................................................ 10

BLOCK DIAGRAM DESCRIPTION ...................................................................................................................... 11

BLOCK STRUCTURE........................................................................................................................................... 12

Table 1-1. MX29LV160DT SECTOR ARCHITECTURE .............................................................................. 12

Table 1-2. MX29LV160DB SECTOR ARCHITECTURE ............................................................................. 13

BUS OPERATION ................................................................................................................................................. 14

Table 2-1. BUS OPERATION ...................................................................................................................... 14

Table 2-2. BUS OPERATION ...................................................................................................................... 15

FUNCTIONAL OPERATION DESCRIPTION ....................................................................................................... 16

WRITE COMMANDS/COMMAND SEQUENCES ....................................................................................... 16

REQUIREMENTS FOR READING ARRAY DATA....................................................................................... 16

RESET# OPERATION ................................................................................................................................ 17

SECTOR PROTECT OPERATION ............................................................................................................. 17

CHIP UNPROTECT OPERATION.............................................................................................................. 17

HARDWARE WRITE PROTECT ................................................................................................................. 17

ACCELERATED PROGRAMMING OPERATION ...................................................................................... 17

TEMPORARY SECTOR UNPROTECT OPERATION ................................................................................ 18

AUTOMATIC SELECT OPERATION........................................................................................................... 18

VERIFY SECTOR PROTECT STATUS OPERATION ................................................................................. 18

DATA PROTECTION ................................................................................................................................... 18

LOW VCC WRITE INHIBIT ......................................................................................................................... 18

WRITE PULSE "GLITCH" PROTECTION................................................................................................... 18

LOGICAL INHIBIT ....................................................................................................................................... 19

POWER-UP SEQUENCE ........................................................................................................................... 19

POWER-UP WRITE INHIBIT ...................................................................................................................... 19

POWER SUPPLY DECOUPLING ............................................................................................................... 19

COMMAND OPERATIONS ................................................................................................................................... 20

TABLE 3. MX29LV160D T/B COMMAND DEFINITIONS ............................................................................ 20

AUTOMATIC PROGRAMMING OF THE MEMORY ARRAY ...................................................................... 21

ERASING THE MEMORY ARRAY .............................................................................................................. 21

SECTOR ERASE ........................................................................................................................................ 22

CHIP ERASE.............................................................................................................................................. 23

SECTOR ERASE SUSPEND ...................................................................................................................... 23

SECTOR ERASE RESUME ........................................................................................................................ 24

AUTOMATIC SELECT OPERATIONS ........................................................................................................ 24

AUTOMATIC SELECT COMMAND SEQUENCE ....................................................................................... 24

P/N:PM1315

REV. 1.2, DEC. 22, 2011

MX29LV160D T/B

READ MANUFACTURER ID OR DEVICE ID ............................................................................................. 25

VERIFY SECTOR GROUP PROTECTION ................................................................................................. 25

RESET ....................................................................................................................................................... 25

COMMON FLASH MEMORY INTERFACE (CFI) MODE ..................................................................................... 26

QUERY COMMAND AND COMMON FLASH INTERFACE (CFI) MODE ................................................... 26

Table 4-1. CFI mode: Identification Data Values

......................................................................................... 26

Table 4-2. CFI Mode: System Interface Data Values

.................................................................................. 26

Table 4-3. CFI Mode: Device Geometry Data Values

.................................................................................. 27

Table 4-4. CFI Mode: Primary Vendor-Specific Extended Query Data Values

............................................ 28

ELECTRICAL CHARACTERISTICS .................................................................................................................... 29

ABSOLUTE MAXIMUM STRESS RATINGS............................................................................................... 29

OPERATING TEMPERATURE AND VOLTAGE .......................................................................................... 29

DC CHARACTERISTICS ............................................................................................................................ 30

SWITCHING TEST CIRCUIT ...................................................................................................................... 31

SWITCHING TEST WAVEFORM ............................................................................................................... 31

AC CHARACTERISTICS ............................................................................................................................ 32

WRITE COMMAND OPERATION......................................................................................................................... 33

Figure 1. COMMAND WRITE OPERATION

................................................................................................ 33

READ/RESET OPERATION ................................................................................................................................. 34

Figure 2. READ TIMING WAVEFORM

........................................................................................................ 34

Figure 3. RESET# TIMING WAVEFORM

................................................................................................... 35

ERASE/PROGRAM OPERATION ........................................................................................................................ 36

Figure 4. AUTOMATIC CHIP ERASE TIMING WAVEFORM

...................................................................... 36

Figure 5. AUTOMATIC CHIP ERASE ALGORITHM FLOWCHART

............................................................ 37

Figure 6. AUTOMATIC SECTOR ERASE TIMING WAVEFORM

................................................................ 38

Figure 7. AUTOMATIC SECTOR ERASE ALGORITHM FLOWCHART

.................................................... 39

Figure 8. ERASE SUSPEND/RESUME FLOWCHART

.............................................................................. 40

Figure 9. AUTOMATIC PROGRAM TIMING WAVEFORM

.......................................................................... 41

Figure 10. ACCELERATED PROGRAM TIMING DIAGRAM

..................................................................... 41

Figure 11. CE# CONTROLLED WRITE TIMING WAVEFORM

................................................................... 42

Figure 12. AUTOMATIC PROGRAMMING ALGORITHM FLOWCHART

.................................................... 43

SECTOR PROTECT/CHIP UNPROTECT ............................................................................................................ 44

Figure 13. SECTOR PROTECT/CHIP UNPROTECT WAVEFORM (RESET# Control)

............................. 44

Figure 14. IN-SYSTEM SECTOR PROTECT WITH RESET#=Vhv

............................................................ 45

Figure 15. CHIP UNPROTECT ALGORITHMS WITH RESET#=Vhv

......................................................... 46

Table 5. TEMPORARY SECTOR UNPROTECT ......................................................................................... 47

Figure 16. TEMPORARY SECTOR UNPROTECT WAVEFORM

............................................................... 47

Figure 17. TEMPORARY SECTOR UNPROTECT FLOWCHART

.............................................................. 48

Figure 18. SILICON ID READ TIMING WAVEFORM

.................................................................................. 49

WRITE OPERATION STATUS .............................................................................................................................. 50

Figure 19. DATA# POLLING TIMING WAVEFORM (DURING AUTOMATIC ALGORITHM)

....................... 50

Figure 20. DATA# POLLING ALGORITHM

................................................................................................. 51

P/N:PM1315

REV. 1.2, DEC. 22, 2011

Recommended Resources

High stability 10V voltage regulator circuit

Two-stage gradually brightening delay light circuit

Circuit diagram of protected tracking adjustable voltage stabilized power supply composed of μA723

Five places control a motor with indicator light circuit

Computer motherboard circuit diagram 440BX_02

Finished Amplifier Circuit - Williamson Tube Amplifier Copy

Bonus live broadcast: TI's new MSP430 MCUs for sensing applications with configurable signal chain elements: [font=微软雅黑][size=3][b][color=#ff0000]Live Details: [/color][/b][/size][/font][url=https://www.eeworld.com.cn/huodong/TI_MSP430_Webinar20180607/][font=微软雅黑]TI's new MSP430 MCU with configurable signal ...; EEWORLD社区 TI Technology Forum

Zigbee Mac Layer Protocol: [p=26, null, left][color=#333333][backcolor=white][font=Arial][b]MAC[/b][b] Layer[/b][/font][/backcolor][/color][/p][p=26, null, left][color=#333333][backcolor=white][font=Arial]Function: The MAC laye...; wateras1 RF/Wirelessly

Samsung closes another factory in China! N+5 compensation higher than national standards: With Samsung closing its mobile phone factory in Huizhou, China, Samsung no longer produces smartphones in China. The follow-up actions of Samsung's mobile phones to withdraw from "Made in China" are ...; eric_wang Talking

I want to work on embedded systems, but I don't want to learn analog electronics. Is that possible?: I want to work on software embedded systems, such as writing boot code, Linux drivers, and Qt. I have learned digital electronics, but not analog electronics. I wonder if this will affect my developme...; lyn689 Embedded System

I want to learn about mpu6050, who has a good tutorial?: Hope to share...; freeyounger Electronics Design Contest

Design of frequency meter based on AT89C2051: Hello seniors, I am using AT89C2051 to make a frequency meter, using timer 1 for 1 second timing and timer 0 as a counter. My input signal is a positive signal with a level of 0.5V. Can this signal be...; ningning1111 51mcu

Low-cost PCB design and layout

For 25 years, CadSoft EAGLE has been providing the same core functions as expensive commercial PCB design software to design engineers around the world at a low price. This article will tell you ho...[Details]
Lossless image acquisition card based on FPGA/CPLD and USB technology

Abstract: This paper introduces the design and implementation of an external USB lossless image acquisition card, which is used for image processing and related fields in special occasions. According ...[Details]
CPLD Implementation of IIC Bus Communication Interface Device

Abstract: This paper introduces the basic principle of using ALTERA's programmable device EPF10K10LC84-3 to realize the communication interface of IIC bus, and gives some VHDL language description. Co...[Details]
Operational Amplifier LT1812 with Shutdown Function and Its Application

Abstract: LT1812 is a low-power, high-speed, high-conversion-rate operational amplifier produced by LINEAR with good DC characteristics. The amplifier has a bandwidth of 100Mz and a conv...[Details]
Application of AD603 in signal acquisition system

Abstract: AD603 is a low-noise gain programmable integrated operational amplifier produced by ADI of the United States using patented technology. It can be widely used in RF automatic ga...[Details]
Low Voltage 8-Register Transceiver

The Fairchild LVTH543 8 transceiver contains two sets of D latches for temporary storage of data streams in different directions. Separate latch enable and output enable inputs provide independent ...[Details]
Optimal Buffer-ADC Combination

To equip the ADC with the best driver amplifier (buffer), the designer must consider issues such as impedance matching, charge injection, noise reduction, and output accuracy. ADC manufacturers oft...[Details]
AD605 Dual Channel Low Noise Single Supply Variable Gain Power Amplifier

Abstract: AD605 is a low-noise, dual-channel, dB linear variable gain amplifier produced by AD. It can be used for ultrasonic and time gain control, high-performance AGC system and signa...[Details]
SOC Design Methodology (I)

Abstract: This paper discusses the current status and historical development of integrated circuit (IC) technology, especially the development trend of electronic system design technolog...[Details]
CPLD Design of I2C Device Interface IP Core

Abstract: According to the characteristics of the I2C serial expansion of the single-chip microcomputer, the IP core is established using the AHDL language in the environment of the EDA software Maxpl...[Details]
Design techniques and key points for efficient automatic PCB routing

Although the current EDA tools are very powerful, as the PCB size requirements are getting smaller and smaller and the device density is getting higher and higher, the difficulty of PCB design is not ...[Details]
Application Design of VHDL in High-speed Image Acquisition System

Abstract: This paper introduces the hardware structure and working principle of the high-speed image acquisition system, describes the VHDL module design of FPGA in the image acquisition and data stor...[Details]
Implementation of CABAC Hardware Accelerator in H.264 Decoder

Introduction H.264 is a new generation of video coding standard jointly developed by the International Telecommunication Union (ITU) and the International Organization for Standardization...[Details]
Application of CPLD Devices in Time Unification System

Abstract: The time unification system is the key to the successful completion of the range test mission. This paper introduces a programmable IRIG-B code source with good performance implemented by CP...[Details]
Application of M-sequence pseudo-random code in distance measurement answer probability control

Abstract: Through the analysis of the working characteristics of the ranging answer probability control in the detection of airborne ranging interrogator, a ranging answer probability control design s...[Details]

Popular Components