EEWORLDEEWORLDEEWORLD

Part Number

Search

1F310721-P1310M-AN

Description
Board Connector, 72 Contact(s), 5 Row(s), Male, Straight, Press Fit Terminal,
CategoryThe connector    The connector   
File Size101KB,1 Pages
ManufacturerFOXCONN
Websitehttp://www.fit-foxconn.com/
Download Datasheet Parametric View All

1F310721-P1310M-AN Overview

Board Connector, 72 Contact(s), 5 Row(s), Male, Straight, Press Fit Terminal,

1F310721-P1310M-AN Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Reach Compliance Codeunknown
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD FLASH
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
DIN complianceNO
Filter functionNO
IEC complianceNO
MIL complianceNO
Manufacturer's serial number1F
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded5
OptionsGENERAL PURPOSE
Terminal pitch2 mm
Termination typePRESS FIT
Total number of contacts72
UL Flammability Code94V-0
Base Number Matches1

1F310721-P1310M-AN Preview

Download Datasheet
SPECIFICATIONS
FOXTRAL CONNECTOR
1F Series
Header Press Fit Type
2.0mm[.078”] Pitch
5 Row s
Mechanical
Mating Force:
43.0N max
Unmating Force:
11.8N min.
Electrical
Current Rating:
1A
Signal Contact Resistance:
12m
max.
Shield Contact Resistance:
30 m
max.
Dielectrical Withstanding Voltage:
500V
Physical
Housing:
LCP, UL 94-0 rated, Ivory White
Shield:
Phosphor Bronze
Contact:
Phosphor Bronze
Plating:
See “ORDERING INFORMATION”
DRAWING
ORDERING I NF OR MATI ON
PRODUCT NO.: 1 F 3 * * * * * - P * * 1 0 * - * *
1=W/O SHIELDING
5=W/ SHIELDING
1F3*036*-P **10*-**
36
72
108
144
POS.
11.90
23.9
35.9
47.9
D IM . A
10.00
22.00
34.00
46.00
D IM . B
Lead Free Code:
N=None
F=Lead Free
1F3*072*-P **10*-**
1F3*108*-P **10*-**
1F3*144*-P **10*-**
P/N
POS. NO.:
036=36pos.
072=72pos.
108=108pos.
144=144pos.
Package Type:
A=Tube
Extension Code:
N, T, L, M
Mating Area Plating:
1=GOLD FLASH
3=0.76um(30u")MIN. GOLD PLATING
5=1.27um(50u")MIN. GOLD PLATING
6=0.25um(10u")MIN. GOLD PLATING
A=0.76um(30u")MIN. FPT PLATING
B= 0.76um(30u")MIN. FPT PLATING
C=1.27um(50u")MIN. FPT PLATING
D=1.27um(50u")MIN. FPT PLATING
K=0.50um(20u")MIN. FPT PLATING
BODY STYLE
10=Standard Part
Mating Length(DIM.M)
1=5.00 mm
2=5.75 mm
3=6.50 mm
4=7.25 mm
5=8.00 mm
Tail Length(DIM.T)
1=4.30mm
Tail Style:
P=Press Fit
All specification & dimensions are subject to change, please call your nearest Foxconn sales representative for update information.
How was the first IRP generated?
For example, when you click the left button of a USB mouse, the hardware bus will receive an electrical signal after the left button is pressed and released. What happens next? Which program first pro...
robber200011 Embedded System
FPGA Timing Report Interpretation
I got the following timing report in the ISE synthesis tool: Minimum period: 6.761ns (Maximum Frequency: 147.913MHz) Minimum input arrival time before clock:3.383 Maximum output required time after cl...
nanaless44 Embedded System
Where do errors in vector network analyzers come from?
The error sources of vector network analyzers are mainly the following three aspects: drift error, random error, and systematic error.1. Drift error: It is caused by changes in the performance of the ...
博宇讯铭 Test/Measurement
Surgeon says monkey's head transplant is a success - replacing a human head is no longer a dream
According to a report by the British Daily Mail on January 20, Italian neurosurgeon Sergio Canavero claimed that Chinese researchers successfully "replaced the head" of a monkey, which took his human ...
凤凰息梧桐 Talking
[Repost] Detailed explanation of RT5350 original SDK and AP transplantation steps
[p=21, null, left][color=rgb(50, 62, 50)][backcolor=rgb(156, 174, 193)][font=simsun][size=14px]I recently wanted to play around with rt5350, so I found an original SDK package and compiled it. Soon th...
chenzhufly RF/Wirelessly
[Perf-V Evaluation] Environment Construction and Marquee Program Running
[i=s]This post was last edited by superstar_gu on 2021-1-29 16:04[/i]2.2.1 Setting up the Vivado hardware development environmentThe core processing chip of the Perf-V development board uses the Xilin...
superstar_gu FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190

Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号