EEWORLDEEWORLDEEWORLD

Part Number

Search

2SA1036KP

Description
Transistor
CategoryDiscrete semiconductor    The transistor   
File Size151KB,2 Pages
ManufacturerJCET
Websitehttp://www.cj-elec.com/

Jiangsu Changdian Technology Co., Ltd. focuses on semiconductor packaging and testing business, providing customers at home and abroad with a full range of solutions such as chip testing, packaging design, packaging testing, etc. The company was successfully listed on the Shanghai Main Board in 2003, becoming the first semiconductor packaging and testing listed company in China. It now has a national enterprise technology center and a postdoctoral research workstation. It is a national key high-tech enterprise, a supporting unit of the National Engineering Laboratory for High-density Integrated Circuits, and the chairman unit of the Integrated Circuit Packaging Technology Innovation Strategic Alliance.

Discrete devices: diodes (switching diodes, Schottky diodes (Schottky rectifiers), voltage regulator diodes, Pin diodes, TVS diodes, rectifier diodes, fast recovery diodes); transistors (Darlington tubes, digital transistors, MOSFETs); thyristors: silicon-controlled rectifiers, triacs; composite tubes: transistors + field-effect tubes, dual transistors, dual digital transistors, digital transistors + transistors, transistors + diodes, field-effect tubes + diodes, dual field-effect tubes. Voltage regulator circuit; energy-saving lamp charger switch tube

Lead frame: TO series (TO); SOD series (SOD); SOT series (TSOT, SOT); FBP series (WBFBP); QFN series (QFNWB, DFNWB, DFNFC, QFNFC); ​​QFP series (LQFP: PQFP: PLCC: TQFP); SIP series (SIP, HSIP, FSIP); SOP series (SOP, HSOP, SSOP, MSOP, HTSOP, TSSOP); DIP series (DIP, FDIP, SDIP); PDFN series; PQFN series; MIS series (MISFC, MISWB)

Nine core technologies: Through Silicon Via (TSV) packaging technology; SiP RF packaging technology; wafer-level 3D rewiring packaging process technology; copper bump interconnection technology; high-density FC-BGA packaging and testing technology (Flip Chip BGA); multi-turn array four-sided pinless packaging and testing technology; package body 3D stacking technology; 50μm or less ultra-thin chip 3D stacking packaging technology; MEMS multi-chip packaging technology; MIS packaging technology (pre-encapsulated interconnection system); BGA packaging technology, etc.

 

 

Download Datasheet Parametric View All

2SA1036KP Overview

Transistor

2SA1036KP Parametric

Parameter NameAttribute value
package instruction,
Reach Compliance Codeunknow
Base Number Matches1

2SA1036KP Preview

Download Datasheet
JIANGSU CHANGJIANG ELECTRONICS TECHNOLOGY CO., LTD
SOT-23-3L Plastic-Encapsulate Transistors
2SA1036K
TRANSISTOR (PNP)
SOT-23-3L
FEATURES
Large I
C
. I
C
= -500 mA
Low V
CE(sat)
. Ideal for low-voltage operation.
MARKING : HP, HQ, HR
MAXIMUM RATINGS (T
A
=25℃ unless otherwise noted)
Symbol
V
CBO
V
CEO
V
EBO
I
C
P
C
T
J
T
stg
Collector-Base Voltage
Collector-Emitter Voltage
Emitter-Base Voltage
Collector Current -Continuous
Collector Power Dissipation
Junction Temperature
Storage Temperature
Parameter
1. BASE
2. EMITTER
3. COLLECTOR
Value
-40
-32
-5
-500
200
150
-55-150
Units
V
V
V
mA
mW
ELECTRICAL CHARACTERISTICS (Tamb=25℃ unless otherwise specified)
Parameter
Collector-base breakdown voltage
Collector-emitter breakdown voltage
Emitter-base breakdown voltage
Collector cut-off current
Emitter cut-off current
DC current gain
Collector-emitter saturation voltage
Transition frequency
Collector output capacitance
Symbol
V
(BR)CBO
V
(BR)CEO
V
(BR)EBO
I
CBO
I
EBO
h
FE
V
CE(sat)
f
T
C
ob
Test
conditions
MIN
-40
-32
-5
-1
-1
82
390
-0.4
200
7
V
MHz
pF
TYP
MAX
UNIT
V
V
V
μA
μA
I
C
=-100μA,I
E
=0
I
C
=-1mA,I
B
=0
I
E
=-100μA,I
C
=0
V
CB
=-20V,I
E
=0
V
EB
=-4V,I
C
=0
V
CE
=-3V,I
C
=-10mA
I
C
=-100mA,I
B
=-10mA
V
CE
=-5V,I
C
=-20mA,f=100MHz
V
CB
=-10V,I
E
=0,f=1MHz
CLASSIFICATION OF
Rank
Range
h
FE
P
82 - 180
Q
120 - 270
R
180 - 390
Can a transistor light up a matrix without input?
As shown in the figure: the transistor emitter is 5V, the base input low level can not turn on the matrix, the emitter and base are not connected but it lights up, why? Please tell me....
wrlsohu 51mcu
Design of Fully Digital Phase-Locked Loop Based on FPGA
[b]l Introduction[/b]The theory and research of phase-locked loop (PLL) are becoming more and more perfect, and its application range covers the entire electronic technology field, such as signal proc...
eeleader FPGA/CPLD
vivado
Great Gods, I would like to ask where to find the download path of vivado, there are several versions, how should I choose? ? ? ? Thank you very much:congratulate:...
林亚静 FPGA/CPLD
How to make the battery in the battery car become new?
How to make the battery in the battery car become new?...
打字小马达 Creative Market
You, you, are pregnant...
A nurse was sending a urine sample for a male patient and accidentally spilled it all over the floor. The nurse was afraid of being laughed at, so she took her own urine sample for testing. The doctor...
simonprince Talking
What tools are used to download and simulate MSP430F201X and MSP430G2XX?
Can I use the MSP-EXP430G2 Launchpad to download and simulate these devices? Also, which chips does this support?...
yyhhgg Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190

Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号