EN29F512-90PIP datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> EN29F512-90PIP

EN29F512-90PIP: DescriptionFlash, 64KX8, 90ns, PDIP32, DIP-32; Categorystorage storage; File Size427KB，35 Pages; ManufacturerESMT; Websitehttp://www.esmt.com.tw/; Environmental Compliance; Elite Semiconductor Memory Technology Inc. (ESMT) is a professional IC design company founded by Dr. Hu Zhao in June 1998. Its headquarters is located in Hsinchu Science Park, Taiwan. The company's main business includes research, development, manufacturing, sales and related technical services of IC products. It was listed on the Taiwan Stock Exchange in March 2002.

Download Datasheet Parametric View All

EN29F512-90PIP Overview

Flash, 64KX8, 90ns, PDIP32, DIP-32

EN29F512-90PIP Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	ESMT
package instruction	DIP, DIP32,.6
Reach Compliance Code	unknown
Maximum access time	90 ns
command user interface	YES
Data polling	YES
JESD-30 code	R-PDIP-T32
length	41.91 mm
memory density	524288 bit
Memory IC Type	FLASH
memory width	8
Number of functions	1
Number of departments/size	4
Number of terminals	32
word count	65536 words
character code	64000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	64KX8
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP32,.6
Package shape	RECTANGULAR
Package form	IN-LINE
Parallel/Serial	PARALLEL
power supply	5 V
Programming voltage	5 V
Certification status	Not Qualified
Department size	16K
Maximum standby current	0.000005 A
Maximum slew rate	0.03 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
switch bit	YES
type	NOR TYPE
width	15.24 mm

EN29F512-90PIP Preview

EN29F512

512 Kbit (64K x 8-bit) 5V Flash Memory

FEATURES

•

5.0V operation for read/write/erase

operations

•

Fast Read Access Time

- 45ns, 55ns, 70ns, and 90ns

•

Sector Architecture:

4 uniform sectors of 16Kbytes each

Supports full chip erase

Individual sector erase supported

Sector protection:

Hardware locking of sectors to prevent

program or erase operations within

individual sectors

High performance program/erase speed

Byte program time: 7µs typical

Sector erase time: 300ms typical

Chip erase time: 1.5s typical

•

JEDEC Standard program and erase

commands

•

JEDEC standard

DATA

polling and toggle

bits feature

•

Single Sector and Chip Erase

•

Sector Unprotect Mode

•

Embedded Erase and Program Algorithms

•

Erase Suspend / Resume modes:

Read and program another Sector during

Erase Suspend Mode

•

0.23 µm triple-metal double-poly

triple-well CMOS Flash Technology

•

Low Vcc write inhibit < 3.2V

•

100K endurance cycle

•

Package Options

- 32-pin PDIP

- 32-pin PLCC

- 32-pin 8mm x 20mm TSOP (Type 1)

- 32-pin 8mm x 14mm TSOP (Type 1)

•

Commercial and Industrial Temperature

Ranges

•

Low Standby Current

- 1µA CMOS standby current-typical

- 1mA TTL standby current

•

Low Power Active Current

- 12mA typical active read current

- 30mA program/erase current

GENERAL DESCRIPTION

The EN29F512 is a 512-Kbit, electrically erasable, read/write non-volatile flash memory. Organized

into 64K bytes with 8 bits per byte, the 512K of memory is arranged in four uniform sectors of

16Kbytes each. Any byte can be programmed typically in 7µs. The EN29F512 features 5.0V

voltage read and write operation, with access times as fast as 45ns to eliminate the need for WAIT

states in high-performance microprocessor systems.

The EN29F512 has separate Output Enable (

), Chip Enable (

), and Write Enable (

W E

)

controls, which eliminate bus contention issues. This device is designed to allow either single

Sector or full chip erase operation, where each Sector can be individually protected against

program/erase operations or temporarily unprotected to erase or program. The device can sustain a

minimum of 100K program/erase cycles on each Sector.

This Data Sheet may be revised by subsequent versions

or modifications due to changes in technical specifications.

Rev. A, Issue Date: 2003/10/20

EN29F512

TABLE 1. PIN DESCRIPTION

Pin Name

A0-A16

DQ0-DQ7

Function

Addresses

Data Inputs/Outputs

Chip Enable

Output Enable

Write Enable

Supply Voltage

(5V

10% )

Ground

Vss

A0 - A15

EN29F512

DQ0 - DQ7

FIGURE 1. LOGIC DIAGRAM

Vcc

Vss

TABLE 2. SECTOR ARCHITECTURE

Sector

ADDRESSES

0C000h – 0FFFFh

08000h – 0BFFFh

04000h - 07FFFh

00000h - 03FFFh

SIZE (Kbytes)

A15

A14

This Data Sheet may be revised by subsequent versions

or modifications due to changes in technical specifications.

Rev. A, Issue Date: 2003/10/20

EN29F512

BLOCK DIAGRAM

Vcc

Vss

Block Protect Switches

DQ0-DQ7

Erase Voltage Generator

State

Control

Program Voltage

Generator

Chip Enable

Output Enable

Logic

STB

Input/Output Buffers

Command

Data Latch

Y-Decoder

Address Latch

STB

Y-Gating

Vcc Detector

Timer

X-Decoder

Cell Matrix

A0-A15

This Data Sheet may be revised by subsequent versions

or modifications due to changes in technical specifications.

Rev. A, Issue Date: 2003/10/20

EN29F512

FIGURE 2. PDIP

FIGURE 3. PLCC

FIGURE 4. TSOP

This Data Sheet may be revised by subsequent versions

or modifications due to changes in technical specifications.

Rev. A, Issue Date: 2003/10/20

EN29F512

TABLE 3. OPERATING MODES

512K FLASH USER MODE TABLE

USER MODE

STANDBY

READ

OUTPUT DISABLE

READ

MANUFACTURE ID

READ DEVICE ID

VERIFY SECTOR

PROTECTION

SECTOR

PROTECTION

VERIFY SECTOR

UNPROTECTION

SECTOR

UNPROTECTION

WRITE

Pulse

VID

L/H

Ax/y

DQ(0-7)

HI-Z

DQ (0-7)

HI-Z

MANUFACTURE

DEVICE ID

CODE

DIN (0-7)

NOTES:

1) L = V

, H = V

, V

= 11.0V

0.5V

2) X = Don’t care, either V

or V

3) Ax/y: Ax = Addr(x), Ay = Addr(y)

TABLE 4. DEVICE IDENTIFICTION

512K FLASH MANUFACTURER/DEVICE ID TABLE

READ

MANUFACTURER ID

READ

DEVICE ID

(1)

(2)

DQ(7-0)

HEX

MANUFACTURER ID

DEVICE ID

NOTES:

1) If a Manufacturing ID is read with A8 = L, the chip will output a configuration code 7Fh. A further

Manufacturing ID must be read with A8 = H.

2) X = Don’t care

This Data Sheet may be revised by subsequent versions

or modifications due to changes in technical specifications.

Rev. A, Issue Date: 2003/10/20

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

Recommended Resources

Negative peak detector circuit diagram B

Inclinometer circuit diagram

Coin Toss Judgment Box Circuit

12v-230v 1kW inverter circuit diagram

555 multifunctional home appliance protector circuit (1)

Temperature sensor transmission circuit

請問如何重編包含mdarm.c: 請問如何重編包含mdarm.c 位在C:\WINCE420\PRIVATE\WINCEOS\COREOS\NK\KERNEL\ARM\...; 何贵君 ARM Technology

Reference voltage tl431 Chinese data: Reference voltage tl431 Chinese data...; 你妹 Power technology

Has anyone made the volume control chip M62429?: void AVjustVol(u8 Volume) {u8 i;Volume=87-Volume;VolDate=(u16)(Volume&0x7c); //装入衰减数; 双声道都有;VolDate=VolDate|(u16)((Volume&0x03)VolDate=VolDate|0x0600; GPIO_WriteBit(GPIOB, GPIO_Pin_7, Bit_RESET); GPIO...; mingjing stm32/stm8

About the keyboard display problem of 51 single chip microcomputer: #include"display.h" #include"keyscan.h" #include"12864.h" #include"delay.h" void display(void) { unsigned char x,y,a,first,end; unsigned char n = 0 ; int i; for( i=0;i=0)&&(a1) { first = first*10 + a;...; 暮日落流年 51mcu

Can any kind person send me a schematic diagram of the minimum FPGA system (FPGA chip is preferably Altera's cyclone series...: Could any kindhearted person send me a schematic diagram of the minimum FPGA system (FPGA chip is preferably Altera's cyclone series)... Urgent! Urgent! Please send it to my email address [email]69218...; daifuqiang FPGA/CPLD

After turning off the PWM clock pulse, is the output state of the PWM determined?: The C2000 PWM has a clock control register that can turn on or off the PWM clock: SysCtrlRegs.PCLKCR0.bit.TBCLKSYNC = 1; // Enable TBCLK within the EPWM This turns on the clock. When the PWM is workin...; dontium Microcontroller MCU

Popular Components