EEWORLDEEWORLDEEWORLD

Part Number

Search

CB41542M1R0

Description
Board Connector, 54 Contact(s), 2 Row(s), Female, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator,
CategoryThe connector    The connector   
File Size127KB,1 Pages
ManufacturerCvilux
Websitehttps://www.cvilux.com/

Founded in 1990, CviLux specializes in the production and sale of connectors, FFCs, and wire harnesses. CviLux products are used in consumer electronics, computer and network, communications, industrial, automotive, and optical industries. CviLux is a listed company on the Taiwan Stock Exchange (code 8103). CviLux has ISO9001, ISO14001, IATF16949, and QC080000 certifications, as well as Apple MFi and USB certifications. They continue to develop new products for the ever-changing market. They have seven factories and global sales offices to support users' interconnect needs.

Download Datasheet Parametric View All

CB41542M1R0 Overview

Board Connector, 54 Contact(s), 2 Row(s), Female, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator,

CB41542M1R0 Parametric

Parameter NameAttribute value
Objectid145236797077
Reach Compliance Codeunknown
ECCN codeEAR99
subject depth0.207 inch
body length2.734 inch
Connector typeBOARD CONNECTOR
Contact completed and terminatedGold (Au) - with Nickel (Ni) barrier
Contact point genderFEMALE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Filter functionNO
Insulator colorBLACK
JESD-609 codee4
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Plug informationMULTIPLE MATING PARTS AVAILABLE
Mixed contactsNO
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
OptionsGENERAL PURPOSE
PCB contact patternRECTANGULAR
PCB contact row spacing6 mm
Plating thicknessFLASH inch
Terminal pitch2.54 mm
Termination typeSURFACE MOUNT
Total number of contacts54

CB41542M1R0 Preview

Download Datasheet
BOARD TO BOARD CONNECTORS
CB41 Series 2.54mm(.100") Dual Row Female Headers
Mates with CH81, CH84, CH85 and CH88 series
2.54
.100
Dim. A = 2.54 X No. of Spaces
Dim. B = Dim. A + 3.4
Dim. C = Dim. A - 2.54
2.54
.100
B
7.9
.311
7.6
.299
CB
1.7
.067
5.0
.197
5.25
.207
C
A
7.0
.276
1.00
.039
A
C
2.54±0.05
.100±.002
2.54±0.05
.100±.002
2.0±0.05
.079±.002
1.02±0.05
.040±.002
1.2±0.05
.047±.002
1.0±0.05
.039±.002
Ordering Code
Series No.
No. of Circuits: 04 to 80
Plating Code:
2 = Gold flash over Nickel
Tail Style: M = SMT Type
Color: 1 = Black
CB 4 1
8 0
2
M
1
8.0±0.1
.315±.002
R0
229
BOARD TO BOARD
Packing Options:
P0 = With Pad & Without Pegs (Tube Packing)
PP = With Pad & With Pegs (Tube Packing)
R0 = With Pad & Without Peg (Reel Packing)
RP = With Pad & With Pegs (Reel Packing)
*Special options consult manufacturer
【allegro】How to make the board show green in 3D view
[align=left]Help, when drawing a board in Allegro, how can I make the board appear green in the 3D view? ? ? [/align][align=left][/align]...
ohahaha PCB Design
Eat mushrooms and see villains! It's the time of the year again when Yunnan people poison themselves
Because of the COVID-19 pandemic, I believe that everyone hasn't traveled for a long time. I'm sharing an article about eating mushrooms in Yunnan to experience the local customs and practices of diff...
eric_wang Talking
Getting Started with Modelsim
...
至芯科技FPGA大牛 FPGA/CPLD
Crosstalk Elimination Technology in Altium Designer
By Jane Zhang , Aug 27, 2019Remember when you were in school and the teacher asked the whole class a question and you knew the answer! You and a few other students excitedly raised your hands, hoping ...
qwqwqw2088 PCB Design
【Week 0】Hanker | Start the demo
Probably because we are in the same city, I received the M4 development board for trial today.The lighting is not good, so just make do with it. I must say that the workmanship is very good and the bo...
zca123 Microcontroller MCU
Problem analysis, everyone's enthusiastic advice, common improvement
Write the following code in quartus: module test(go,out); input go; output out; wire out; reg out1; assign out=out1; always @(negedge go) begin out1=1'b1; #10 out1=1'b0; end endmodule Then create a ne...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190

Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号