angel1o发布的主题帖子-EEWORLD

angel1o

Posts Courses Resource Reference Design Circuit Articles
1. 【Discussion】 I need help with CPU Verilog code design, thank you very much!!
  3/2974 FPGA/CPLD 2014-12-19
2. 【Discussion】 How to make a 16-bit data bus output 32-bit data?
  3/2948 FPGA/CPLD 2014-11-22
3. 【Discussion】 Connection problem between SRAM and ROM in quartusⅡ
  8/3636 FPGA/CPLD 2014-11-22