3081 views|1 replies

198

Posts

0

Resources
The OP

I encountered a strange problem, please help me. [Copy link]

I was debugging a program recently and found that no matter how I adjusted it, it was not correct. Then I measured the clock and found that the amplitude of the crystal oscillator dropped to 1V (normal is about 4V)
. I changed the program and found that it was normal.
In addition, there is no problem with my pin configuration.

In addition, I output a signal to two ports, similar to:
out_1<=S_1;
out_2<=S_2;
but I found that I can measure out_1 but not out2_2;

I think the problem is very strange and unreasonable, haha.

I now suspect that it is a problem with the ise settings. Has anyone encountered the same problem?
Please advise!
This post is from FPGA/CPLD

Latest reply

From your description, it seems that the clock is not buffered and the load is too heavy. The reason why the signal disappears may be that the program is not written correctly and some logic has been optimized away.  Details Published on 2010-9-23 20:54

498

Posts

0

Resources
2

From your description, it seems that the clock is not buffered and the load is too heavy. The reason why the signal disappears may be that the program is not written correctly and some logic has been optimized away.

This post is from FPGA/CPLD

Find a datasheet?

EEWorld Datasheet Technical Support

Related articles more>>

    EEWorld
    subscription
    account

    EEWorld
    service
    account

    Automotive
    development
    circle

    Robot
    development
    community

    Copyright © 2005-2025 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
    快速回复 返回顶部 Return list