6293 views|10 replies

70

Posts

0

Resources
The OP

Here is a FSMC expansion waveform. Let’s take a look and see if there is any room for improvement. [Copy link]

This is a waveform of the address signal of 16-bit writing to external SRAM with fsmc external expansion. Please analyze and see if there is any improvement.
This external controller can access correctly, but when looking at the address signal in the waveform, there is always an "extra" even address signal? Why?

123456.JPG (227.36 KB)

123456.JPG

This post is from stm32/stm8

Latest reply

I would like to ask how to view this waveform? Can it be viewed under Keil? LZ uses ZlgLogic, Zhou Ligong's logic analyzer, which may not be visible under Keil.  Details Published on 2010-4-8 10:12

79

Posts

0

Resources
2
What does "redundant" mean?

As a memory interface, it is sufficient to ensure that each signal and its relationship are correct when CS is valid, and it does not need to care about the state when CS is invalid.
This post is from stm32/stm8

62

Posts

0

Resources
3
For example, the first address 0x2006 corresponds to WE1 = 1, WE0 = 0;
the second address 0x2006 corresponds to WE1 = 0, WE0 = 0;
I think the first 0x2006 here is invalid and redundant, because it is a 16-bit access and does not need this segment at all.

If you want to improve the access speed of the peripheral, can you start from this point?
This peripheral is a Graphic Controller SSD1906, which has several bus connection methods. I use GENERIC #2 here.
This post is from stm32/stm8

73

Posts

0

Resources
4
                                 Check your program to see if there are any unaligned access operations, such as a half-word (16-bit) operation on address 0x2005 and a half-word (16-bit) operation on address 0x2007.
This post is from stm32/stm8

63

Posts

0

Resources
5
This is a waveform of the address signal of 16-bit writing to external SRAM with fsmc external expansion. Please analyze and see if there is any improvement.
This external controller can access correctly, but when looking at the address signal in the waveform, there is always an "extra" even address signal? Why? ...
After looking at the picture, I find that your write signal is very slow, with only one write pulse in 1us. I think you can send 10 write pulses in 1us.
This post is from stm32/stm8

65

Posts

0

Resources
6
I remember that the program writes half words to the dual addresses in sequence:
I will confirm it again tomorrow.

Thank you for the reply on the 5th floor. I calculated that the writing speed is indeed slow and should be improved.
This post is from stm32/stm8

81

Posts

0

Resources
7
                                 Come in and learn
This post is from stm32/stm8

80

Posts

0

Resources
8
                                 The writing speed is a bit slow.
This post is from stm32/stm8

79

Posts

0

Resources
9
                                 A bit slow indeed
This post is from stm32/stm8

82

Posts

0

Resources
10
                                 I would like to ask how to view this waveform? Can it be viewed under Keil?
This post is from stm32/stm8

66

Posts

0

Resources
11
I would like to ask how to view this waveform? Can it be viewed under Keil?
LZ uses ZlgLogic, Zhou Ligong's logic analyzer, which may not be visible under Keil.
This post is from stm32/stm8

Find a datasheet?

EEWorld Datasheet Technical Support

Related articles more>>

    EEWorld
    subscription
    account

    EEWorld
    service
    account

    Automotive
    development
    circle

    Robot
    development
    community

    Copyright © 2005-2025 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
    快速回复 返回顶部 Return list