EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4Q001KG-0034CDI8

Description
Programmable Oscillators PROGRAMMABLE 5X7 OSCILLATOR
CategoryPassive components   
File Size163KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

8N4Q001KG-0034CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4Q001KG-0034CDI8 - - View Buy Now

8N4Q001KG-0034CDI8 Overview

Programmable Oscillators PROGRAMMABLE 5X7 OSCILLATOR

8N4Q001KG-0034CDI8 Parametric

Parameter NameAttribute value
Product CategoryProgrammable Oscillators
ManufacturerIDT (Integrated Device Technology, Inc.)
RoHSNo
ProductXO
Package / Case7 mm x 5 mm x 1.55 mm
Length7 mm
Width5 mm
PackagingCut Tape
PackagingReel
Factory Pack Quantity1000
Unit Weight0.006562 oz
Quad-Frequency Programmable XO IDT8N4Q001 REV G
DATA SHEET
General Description
The IDT8N4Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum high clock frequency and low phase noise performance.
The device accepts 2.5V or 3.3V supply and is packaged in a small,
lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N4Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to four
independent PLL divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVDS clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
GND 3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
DD
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N4Q001
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4Q001GCD
REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
The latest practical classic circuit examples for electrical engineers
The latest practical classic circuit examples for electrical engineers...
wangwei20060608 RF/Wirelessly
Bluetooth technology used in wireless data collection
1. First understand the relevant functions of this development kit 2. Combine this kit with existing sensors 3. Collect sensor data with a laptop...
allan0508 Wireless Connectivity
How to port uCOS-II to LPC17XX
1. Knowledge preparation To have a deeper understanding of the UCOS-II porting, two aspects of knowledge are required: (1) Target chip. Here is the LPC17xx series chip. They are all based on the ARMv7...
灞波儿奔 Microcontroller MCU
How is the ADS configuration file .HFC generated?
:D May I ask all the experts, how is the ADS configuration file .HFC generated? Using IAR seems to be .ICF file, what is the function of this thing?...
zhangbinkui818 MCU
PCB Design - Why are the signals of the two identical DDRs different in the picture?
My question: As shown in the figure, two DDRs, Why is the DDR mark point ② on the right side Vref_DDR_DQ_1? Instead of Vref_DDR_CA_2 (or Vref_DDR_CA_1) like the DDR mark point ① on the left, Shouldn't...
普拉卡图 PCB Design
Brother Aniu's series of stories: Marshal Tianpeng's blind date
It is said that Tang Monk and his five disciples went to the West to visit the Buddha and obtain the true scriptures. Zhu Bajie also completed his merits and was named the messenger of the altar. Seei...
jameswangsynnex Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1367  2569  1779  134  17  28  52  36  3  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号