EEWORLDEEWORLDEEWORLD

Part Number

Search

8T49N008A-044NLGI8

Description
Clock Generators u0026 Support Products FEMTOCLOCK NG
Categorysemiconductor    Analog mixed-signal IC   
File Size472KB,38 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

8T49N008A-044NLGI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8T49N008A-044NLGI8 - - View Buy Now

8T49N008A-044NLGI8 Overview

Clock Generators u0026 Support Products FEMTOCLOCK NG

8T49N008A-044NLGI8 Parametric

Parameter NameAttribute value
Product CategoryClock Generators & Support Products
ManufacturerIDT (Integrated Device Technology, Inc.)
RoHSDetails
PackagingReel
Factory Pack Quantity5000
Programmable FemtoClock
®
NG LVPECL/LVDS
Clock Generator with 8-Outputs
IDT8T49N008I
DATASHEET
General Description
The IDT8T49N008I is an eight output Clock Synthesizer with
selectable LVDS or LVPECL outputs. The IDT8T49N008I can
synthesize any one of four frequencies from a single crystal or
reference clock. The four frequencies are selected from the
Frequency Selection Table (Table 3A) and are programmed via I
2
C
interface. The four predefined frequencies are selected in the user
application by two frequency selection pins. Note the desired
programmed frequencies must be used with the corresponding
crystal or clock frequency as indicated in Table 3A.
Excellent phase noise performance is maintained with IDT’s Fourth
Generation FemtoClock
®
NG PLL technology, which delivers
sub-400fs RMS phase jitter.
Features
Fourth Generation FemtoClock NG PLL technology
Eight selectable LVPECL or LVDS outputs
CLK, nCLK input pair can accept the following differential input
levels: LVPECL, LVDS, HCSL
FemtoClock NG VCO Range: 1.91GHz - 2.5GHz
RMS phase jitter at 156.25MHz (12kHz - 20MHz):
228fs (typical)
RMS phase jitter at 156.25MHz (10kHz - 1MHz): 175fs (typical)
Full 2.5V or 3.3V power supply
I
2
C programming interface
PCI Express (2.5 Gb/S), Gen 2 (5 Gb/s) and Gen 3 (8 Gb/s) jitter
compliant
-40°C to 85°C ambient operating temperature
Lead-free (RoHS 6) packaging
Pin Assignment
Q4
nQ4
Q5
nQ5
V
CCO
Q6
nQ6
Q7
nQ7
V
EE
30 29 28 27 26 25 24 23 22 21
V
EE
SCLK
SDATA
V
EE
V
CCA
LOCK
V
EE
V
CC
CLK_SEL
V
EE
31
32
33
34
35
36
37
38
39
40
1
2
3
4
5
6
7
8
9 10
20
19
18
17
16
15
14
13
12
11
FSEL1
V
CC
V
EE
ADDR_SEL
FSEL0
nCLK
CLK
V
EE
XTAL_OUT
XTAL_IN
IDT8T49N008I
40-Lead VFQFN
6mm x 6mm x 0.925mm package body
4.65mm x 4.65mm E-Pad
NL Package
IDT8T49N008ANLGI REVISION A FEBRUARY 13, 2014
1
Q0
nQ0
Q1
nQ1
V
CCO
Q2
nQ2
Q3
nQ3
V
EE
©2014 Integrated Device Technology, Inc.
24-bit A/D Converter CS5532 and Its Application
CS5532 is a low-noise 24-bit △-∑ type A/D converter. This paper describes in detail the structure, composition, functional characteristics and working mode of CS5532, and uses high-precision......
zzzzer16 Analog electronics
I am a high frequency person, I would like to recommend a high frequency group, welcome to join the discussion
[i=s]This post was last edited by paulhyde on 2014-9-15 09:06[/i] 89789552...
鉴主13楼 Electronics Design Contest
How to configure registers for audio sampling chip using stm32f411 microcontroller
I am an FPGA developer. However, when using FPGA to configure the audio sampling chip tlv32, I need to use stm32f411 to configure the sampling chip using the i2c bus protocol. I don't know how to conf...
whllieying stm32/stm8
Wireless camera components
Keywords: Wireless camera consists of two parts: video circuit and audio circuit. The video part mainly consists of optical system, camera device, preamplifier, synchronous scanning system, control sy...
gzycxfj Industrial Control Electronics
Please explain why AVRMega128 accesses DS3231SN data incorrectly
I recently built a board and used Mega128 to access DS3231SN, but the data read is always 0. I don't know why. Please help me look at the code and see where the problem is. Thank you. The pull-up resi...
doleph Microchip MCU
Recommended FPGA Learning Resources (XII) - CPLD/FPGA Common Modules and Integrated System Design Examples
: [align=center][font=宋体][size=4][b]FPGA Essence Learning Resource Recommendation (Twelve) --[/b][/size][/font][color=rgb(0, 0, 0)][backcolor=rgb(237, 235, 235)][font=微软雅黑][size=18px]CPLD/FPGA Common ...
tiankai001 Download Centre

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1915  897  227  1154  1279  39  19  5  24  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号