EEWORLDEEWORLDEEWORLD

Part Number

Search

NB2304AC2DR2G

Description
Phase Locked Loops - PLL 3.3V Quad Output Zero Delay Buffer
Categorylogic    logic   
File Size146KB,7 Pages
ManufacturerON Semiconductor
Websitehttp://www.onsemi.cn
Environmental Compliance
Download Datasheet Parametric Compare View All

NB2304AC2DR2G Online Shopping

Suppliers Part Number Price MOQ In stock  
NB2304AC2DR2G - - View Buy Now

NB2304AC2DR2G Overview

Phase Locked Loops - PLL 3.3V Quad Output Zero Delay Buffer

NB2304AC2DR2G Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerON Semiconductor
Parts packaging codeSOIC
package instructionSOP,
Contacts8
Reach Compliance Codecompliant
series2304
Input adjustmentSTANDARD
JESD-30 codeR-PDSO-G8
JESD-609 codee3
length4.9 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
Humidity sensitivity level1
Number of functions1
Number of inverted outputs
Number of terminals8
Actual output times4
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.4 ns
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin (Sn)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width3.9 mm
minfmax133.3 MHz
NB2304A
3.3 V Zero Delay
Clock Buffer
The NB2304A is a versatile, 3.3 V zero delay buffer designed to
distribute high-
-speed clocks in PC, workstation, datacom, telecom
and other high-
-performance applications. It is available in an 8 pin
package. The part has an on-
-chip PLL which locks to an input clock
presented on the REF pin. The PLL feedback is required to be driven
to FBK pin, and can be obtained from one of the outputs. The
input- -output propagation delay is guaranteed to be less than
-to-
250 ps, and the output- -output skew is guaranteed to be less than
-to-
200 ps.
The NB2304A has two Banks of two outputs each. Multiple
NB2304A devices can accept the same input clock and distribute it. In
this case, the skew between the outputs of the two devices is
guaranteed to be less than 500 ps.
The NB2304A is available in two different configurations (Refer to
NB2304A Configurations Table). The NB2304AI1 is the base part,
where the output frequencies equal the reference if there is no counter
in the feedback path. The NB2304AI1H is the high-
-drive version of
the - and the rise and fall times on this device are much faster.
-1
The NB2304AI2 allows the user to obtain REF, 1/2 X and 2X
frequencies on each output Bank. The exact configuration and output
frequencies depend on which output drives the feedback pin.
Features
http://onsemi.com
MARKING
DIAGRAM*
8
8
1
SOIC-
-8
D SUFFIX
CASE 751
1
XXXX
ALYW
G
XXXX
A
L
Y
W
G
= Device Code
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb--Free Package
*For additional marking information, refer to
Application Note AND8002/D.
Zero Input -- Output Propagation Delay, Adjustable by Capacitive
Load on FBK Input
Multiple Configurations - Refer to NB2304A Configurations Table
-
Input Frequency Range: 15 MHz to 133 MHz
Multiple Low-
-Skew Outputs
Output-
-Output Skew < 200 ps
Device-
-Device Skew < 500 ps
Two Banks of Four Outputs
Less than 200 ps Cycle- -Cycle Jitter (- -
-to-
-1, -1H, -
-5H)
Available in Space Saving, 8 pin 150 mil SOIC Package
3.3 V Operation
Advanced 0.35
m
CMOS Technology
Guaranteed Across Commercial and Industrial Temperature Ranges
These are Pb-
-Free Devices
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 6 of this data sheet.
Semiconductor Components Industries, LLC, 2010
October, 2010 - Rev. 9
-
1
Publication Order Number:
NB2304A/D

NB2304AC2DR2G Related Products

NB2304AC2DR2G NB2304AC1HDG NB2304AI2D
Description Phase Locked Loops - PLL 3.3V Quad Output Zero Delay Buffer Phase Locked Loops - PLL 3.3V Quad Output Zero Delay Buffer Phase Locked Loops - PLL 3.3V Quad Output
Is it Rohs certified? conform to conform to incompatible
Parts packaging code SOIC SOIC SOIC
package instruction SOP, SOP, SOP,
Contacts 8 8 8
Reach Compliance Code compliant compliant not_compliant
series 2304 2304 2304
Input adjustment STANDARD STANDARD STANDARD
JESD-30 code R-PDSO-G8 R-PDSO-G8 R-PDSO-G8
JESD-609 code e3 e3 e0
length 4.9 mm 4.9 mm 4.9 mm
Logic integrated circuit type PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER
Humidity sensitivity level 1 1 1
Number of functions 1 1 1
Number of terminals 8 8 8
Actual output times 4 4 4
Maximum operating temperature 70 °C 70 °C 85 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP SOP SOP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE
Peak Reflow Temperature (Celsius) NOT SPECIFIED 260 240
Certification status Not Qualified Not Qualified Not Qualified
Same Edge Skew-Max(tskwd) 0.4 ns 0.2 ns 0.4 ns
Maximum seat height 1.75 mm 1.75 mm 1.75 mm
Maximum supply voltage (Vsup) 3.6 V 3.6 V 3.6 V
Minimum supply voltage (Vsup) 3 V 3 V 3 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V 3.3 V
surface mount YES YES YES
technology CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL INDUSTRIAL
Terminal surface Tin (Sn) Tin (Sn) Tin/Lead (Sn/Pb)
Terminal form GULL WING GULL WING GULL WING
Terminal pitch 1.27 mm 1.27 mm 1.27 mm
Terminal location DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED 40 30
width 3.9 mm 3.9 mm 3.9 mm
minfmax 133.3 MHz 133.3 MHz 133.3 MHz
Maker ON Semiconductor ON Semiconductor -
Analysis of technical difficulties that need to be solved in LED backlight technology
[hide] LED backlight technology has many attractive advantages like many new technologies, but if LED wants to occupy the mainstream of large-size LCD backlight sources, it still needs to solve some t...
探路者 LED Zone
Help: ActiveSync problem on mobile
My Samsung 2350 device works fine when I don't have a Bluetooth device installed, but when I install the Bluetooth driver, ActiveSync is hard to connect. And when it is connected, if I disconnect the ...
windows_01 Embedded System
Programmable DC Power Supplies Selection Guide
[align=left]It is really difficult to buy a suitable DC power supply. There are hundreds of manufacturers/agents and dozens of indicators/functions, which are dazzling. A few years ago, the company pl...
鲁宾汗 Integrated technical exchanges
A complete guide to compiling vivi and kernel under Cygwin
[table=98%][tr][td]I recently planned to design a new product, and bought a Matrix5 system from Friendly Arm to study it. I found that it seems wiser to develop with ARM-Linux! But I am used to Window...
songbo Embedded System
PCB tutorial, I hope it will be useful to you brothers.
[local]1[/local]...
OPAMP PCB Design
Help, looking for the conversion formula between 0-5 voltage and temperature
[color=#222222][backcolor=rgb(238, 238, 238)][font=sans-serif]I need help. I need the conversion formula between 0-5 voltage and temperature. It would be better if there is a routine. Related technica...
孟令民 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1965  2583  2745  2036  255  40  52  56  41  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号