SN74AUP1G98DBVRE4 datasheet, PDF

Datasheet> All Categories > logic> logic> SN74AUP1G98DBVRE4

SN74AUP1G98DBVRE4: DescriptionLogic Gates Lo PWR Config Multi Funct Gate; Categorylogic logic; File Size1MB，27 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric Compare

SN74AUP1G98DBVRE4 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SN74AUP1G98DBVRE4	-	-	View	Buy Now

SN74AUP1G98DBVRE4 Overview

Logic Gates Lo PWR Config Multi Funct Gate

SN74AUP1G98DBVRE4 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Texas Instruments
Parts packaging code	SOT-23
package instruction	LSSOP, TSOP6,.11,37
Contacts	6
Reach Compliance Code	unknown

SN74AUP1G98DBVRE4 Related Products

	SN74AUP1G98DBVRE4	SN74AUP1G98DBVTE4	SN74AUP1G98DCKTG4
Description	Logic Gates Lo PWR Config Multi Funct Gate	Logic Gates Lo PWR Config Multi Funct Gate	Logic Gates Lo PWR Config Multi Funct Gate
Is it lead-free?	Lead free	Lead free	Lead free
Is it Rohs certified?	conform to	conform to	conform to
Maker	Texas Instruments	Texas Instruments	Texas Instruments
Parts packaging code	SOT-23	SOT-23	SOIC
package instruction	LSSOP, TSOP6,.11,37	LSSOP, TSOP6,.11,37	TSSOP, TSSOP6,.08
Contacts	6	6	6
Reach Compliance Code	unknown	unknown	unknown
series	-	AUP/ULP/V	AUP/ULP/V
JESD-30 code	-	R-PDSO-G6	R-PDSO-G6
JESD-609 code	-	e4	e4
length	-	2.9 mm	2 mm
Load capacitance (CL)	-	30 pF	30 pF
Logic integrated circuit type	-	LOGIC CIRCUIT	LOGIC CIRCUIT
MaximumI(ol)	-	0.0017 A	0.0017 A
Humidity sensitivity level	-	1	1
Number of functions	-	1	1
Number of terminals	-	6	6
Maximum operating temperature	-	85 °C	85 °C
Minimum operating temperature	-	-40 °C	-40 °C
Output characteristics	-	3-STATE	3-STATE
Package body material	-	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	-	LSSOP	TSSOP
Encapsulate equivalent code	-	TSOP6,.11,37	TSSOP6,.08
Package shape	-	RECTANGULAR	RECTANGULAR
Package form	-	SMALL OUTLINE, LOW PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packing	-	TR	TR
Peak Reflow Temperature (Celsius)	-	260	260
power supply	-	1.2/3.3 V	1.2/3.3 V
Prop。Delay @ Nom-Sup	-	26.8 ns	26.8 ns
Certification status	-	Not Qualified	Not Qualified
Schmitt trigger	-	YES	YES
Maximum seat height	-	1.45 mm	1.1 mm
Maximum supply voltage (Vsup)	-	3.6 V	3.6 V
Minimum supply voltage (Vsup)	-	0.8 V	0.8 V
Nominal supply voltage (Vsup)	-	1.2 V	1.2 V
surface mount	-	YES	YES
technology	-	CMOS	CMOS
Temperature level	-	INDUSTRIAL	INDUSTRIAL
Terminal surface	-	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	-	GULL WING	GULL WING
Terminal pitch	-	0.95 mm	0.65 mm
Terminal location	-	DUAL	DUAL
Maximum time at peak reflow temperature	-	NOT SPECIFIED	NOT SPECIFIED
width	-	1.6 mm	1.25 mm

Recommended Resources

Microprocessor and LCD drive circuit

Light emitting diode display circuit one a

Two-way touch switch (4)

FM (frequency modulation) signal demodulator circuit diagram B

Water level automatic control circuit

A novel timer

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components