EEWORLDEEWORLDEEWORLD

Part Number

Search

7202LA12TP

Description
FIFO 1K X 9 CMOS PARALLEL FIF
Categorystorage   
File Size135KB,14 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

7202LA12TP Online Shopping

Suppliers Part Number Price MOQ In stock  
7202LA12TP - - View Buy Now

7202LA12TP Overview

FIFO 1K X 9 CMOS PARALLEL FIF

7202LA12TP Parametric

Parameter NameAttribute value
Product CategoryFIFO
ManufacturerIDT (Integrated Device Technology, Inc.)
RoHSNo
Supply Voltage - Max5.5 V
Supply Voltage - Min4.5 V
Package / CasePDIP-28
PackagingTube
Height3.3 mm
Length34.3 mm
Factory Pack Quantity14
Width7.62 mm
Unit Weight0.147798 oz
CMOS ASYNCHRONOUS FIFO
256 x 9, 512 x 9 and 1,024 x 9
FEATURES:
IDT7200L
IDT7201LA
IDT7202LA
First-In/First-Out dual-port memory
256 x 9 organization (IDT7200)
512 x 9 organization (IDT7201)
1,024 x 9 organization (IDT7202)
Low power consumption
— Active: 440mW (max.)
—Power-down: 28mW (max.)
Ultra high speed—12ns access time
Asynchronous and simultaneous read and write
Fully expandable by both word depth and/or bit width
720x family is pin and functionally compatible from 256 x 9 to 64k x 9
Status Flags: Empty, Half-Full, Full
Auto-retransmit capability
High-performance CEMOS™ technology
Military product compliant to MIL-STD-883, Class B
Standard Military Drawing #5962-87531, 5962-89666, 5962-89863
and 5962-89536 are listed on this function
Dual versions available in the TSSOP package. For more informa-
tion, see IDT7280/7281/7282 data sheet
IDT7280 = 2 x IDT7200
IDT7281 = 2 x IDT7201
IDT7282 = 2 x IDT7202
Industrial temperature range (–40
o
C to +85
o
C) is available
(plastic packages only)
Green parts available, see ordering information
DESCRIPTION:
The IDT7200/7201/7202 are dual-port memories that load and empty data
on a first-in/first-out basis. The devices use Full and Empty flags to prevent data
overflow and underflow and expansion logic to allow for unlimited expansion
capability in both word size and depth.
The reads and writes are internally sequential through the use of ring
pointers, with no address information required to load and unload data. Data
is toggled in and out of the devices through the use of the Write (W) and Read
(R) pins.
The devices utilize a 9-bit wide data array to allow for control and parity bits
at the user’s option. This feature is especially useful in data communications
applications where it is necessary to use a parity bit for transmission/reception
error checking. It also features a Retransmit (RT) capability that allows for reset
of the read pointer to its initial position when
RT
is pulsed LOW to allow for
retransmission from the beginning of data. A Half-Full Flag is available in the
single device mode and width expansion modes.
These FIFOs are fabricated using high-speed CMOS technology. They
are designed for those applications requiring asynchronous and simultaneous
read/writes in multiprocessing and rate buffer applications. Military grade
product is manufactured in compliance with MIL-STD-883, Class B.
FUNCTIONAL BLOCK DIAGRAM
DATA INPUTS
(D
0
-D
8
)
W
WRITE
CONTROL
WRITE
POINTER
RAM
ARRAY
256 x 9
512 x 9
1,024 x 9
READ
POINTER
R
READ
CONTROL
THREE-
STATE
BUFFERS
DATA OUTPUTS
(Q
0
-Q
8
)
RS
RESET
LOGIC
FL/RT
FLAG
LOGIC
EXPANSION
LOGIC
EF
FF
XI
XO/HF
2679 drw 01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.
COMMERCIAL, INDUSTRIAL AND MILITARY TEMPERATURE RANGES
1
©2012
Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
JUNE 2012
DSC-2679/14
Receive GPS garbled code
I wrote a serial communication program, and there is no problem with sending and receiving, but the received GPS data is garbled. The baud rate is set to 9600 as described in the instructions. Why? I ...
sabrinatang Embedded System
Help: Problems encountered when porting CE6 Ethernet KITL
My platform: WINCE6.0+FS2410 First, I want to know if my solution is feasible: I did not implement EBOOT to download the kernel, but used BIOS and downloaded it via USB. Now I want to connect 2410 to ...
yunanxiang Embedded System
Fully digital motor control solution based on DSP.pdf
Fully digital motor control solution based on DSP.pdf...
yunhuihe DSP and ARM Processors
What is the difference between functional simulation and timing simulation in quartus
What is the difference between functional simulation and timing simulation in quartus? Why is the waveform delay so large when I simulate with timing simulation? As shown in the figure, this is an AND...
pxy94 FPGA/CPLD
EMAC Issues
Dear brothers and sisters: My network has a problem, I hope you can help me. When the system starts, the startup program can initialize the network and download the image to the development board thro...
ckuangling Embedded System
A rare automotive-grade interface design tool
I would like to share with you a tool, an embedded interface design software tool - Da Vinci LCD, which is mainly used to design display interfaces for car entertainment, car instruments, and industri...
shzldz Automotive Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 512  2578  1357  2138  1239  11  52  28  44  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号