DFOS1-KH16.384MHZBS3 datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> DFOS1-KH16.384MHZBS3

DFOS1-KH16.384MHZBS3: DescriptionHCMOS/TTL Output Clock Oscillator, 16.384MHz Nom, MINIATURE PACKAGE-5; CategoryPassive components oscillator; File Size52KB，1 Pages; ManufacturerCTS; Environmental Compliance

Download Datasheet Parametric View All

DFOS1-KH16.384MHZBS3 Overview

HCMOS/TTL Output Clock Oscillator, 16.384MHz Nom, MINIATURE PACKAGE-5

DFOS1-KH16.384MHZBS3 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Reach Compliance Code	compliant
Ageing	4.6 PPM/15 YEAR
Frequency Adjustment - Mechanical	NO
frequency stability	0.28%
input power	0.75 W
Manufacturer's serial number	DFO S1-KH
Installation features	SURFACE MOUNT
Nominal operating frequency	16.384 MHz
Maximum operating temperature	70 °C
Minimum operating temperature
Oscillator type	HCMOS/TTL
Output load	2 TTL, 15 pF
Oven power supply voltage	5V
physical size	14.4mm x 9.5mm x 8.5mm
Maximum supply voltage	5.25 V
Minimum supply voltage	4.75 V
Nominal supply voltage	5 V
surface mount	YES
Preheating power	1.75 W
Maximum warm-up time	2 Minute
Base Number Matches	1

Preview

Download Datasheet

View All

FREQUENCY CONTROL PRODUCTS

STRATUM III MINIATURE OCXO

TYPES DFO S1-KH (5 V) & DFO S1-LH (3.3 V)

14.4max

FEATURES

9.5max

6.0

5.08

10 to 20 MHz

Stratum III compliant over -20 to 70°C

APPLICATIONS

Stratum III

Function

E/D

GND

Output

Vcc

1.0

Hmax

1.8

H = 8.50 mm

DFO S1

5.08

2.6

8.9

PC board footprint

1.8

TYPE

Frequency Range

Standard frequencies

DFO S1-KH

10 to 20 MHz

12.8, 16.384, 19.44 & 20 MHz

DFO S1-LH

ELECTRICAL SPECIFICATIONS

supply voltage

supply current (no load) @ 25°C

supply current during warm up

output load

duty cycle @ 2.5 V

rise & fall times (10 to 90%)

high/low levels

SSB phase noise (1 Hz BW)

(typical @ 12.8MHz)

@ 10 Hz

@ 100 Hz

@ 1 kHz

@ 10 kHz

@100kHz

5V±5%

≤

150 mA

≤

350 mA

HCMOS 15 pF or 2 TTL

40/60...60/40 %

≤

10 ns

≥

4.5 V/≤ 0.5 V

-95 dBc/Hz

-120 dBc/Hz

-140 dBc/Hz

-145 dBc/Hz

-150 dBc/Hz

≤

2 min @ 25°C ref @ 1 hr frequency

3.3 V ± 5 %

≤

200 mA

≤

500 mA

HCMOS 15 pF or 2 TTL

40/60...60/40 %

≤

10 ns

≥

2.7 V/≤ 0.5 V

-95 dBc/Hz

-120 dBc/Hz

-140 dBc/Hz

-145 dBc/Hz

-150 dBc/Hz

≤

2 min @ 25°C ref @ 1 hr frequency

warm up time to reach

≤

1 x 10E-7

FREQUENCY STABILITY

type

temperature

range

model

code

detailed tolerances after 30 days of operation

stability versus:

temperature Vcc ± 5 %

ageing

≤

± 0.28

ppm

≤

±1x

10E-8

≤

± 3.5

ppm/

15 years

overall

stability

≤

± 4.6

ppm/

15 years

Holdover

stability

≤

± 0.37

ppm

24 hrs

drift

≤

±4x

10E-8

calibration

@ 25°C

≤

±5x

10E-7

Telcordia GR-1244 CORE Stratum III/IIIE or ITU-T G.813 option 1

all types

0 to 70°C BS3

-20 to 70°C CS3

DEFINITIONS

24 hours drift

24 hours holdover mode

GR-1244-CORE

Over full temperature range and Vcc ± 1 %

ORDERING CODE

Example

type + option code + frequency + model code + voltage value

DFO S1-LH 16.384 MHz CS3

TYPE

DFO S1 SIII

REVISION

CHECKED

DATE

03.03.2005

PAGE

Recommended Resources

Transistor measuring instrument circuit b

HT-691/HT-694/HT-611/HT-614/HT-651/HT-658 Electric line-a

ATARI pulse width modulation regulated power supply circuit

Simple program advertising light production circuit diagram

Two-terminal delay switch circuit diagram using LM122

Computer motherboard circuit diagram 810 4_25

About the joint simulation of Debussy and VCS: Regarding the problem of debussy and VCS co- simulation , I changed the TOOLS/PREFERENCE/SIMULATORS/VCS selected in debussy and added the simulation option. When debussy calls VCS simulation, it still...; eeleader-mcu FPGA/CPLD

Summary of learning about state machine scheduling design: A simple time-sharing processing system can be realized by using state machine + time slice, but how to divide the modules and what is the best time slice? With this question, I searched for informati...; 灞波儿奔 Microcontroller MCU

Binary selector test program compilation error: The following is a test program for a two-choice selector : `timescale 1ns/1ns module jiegou; //Test program for the selector 　　reg [1:0] IN; //Register definition, input port, data width is 2bit. 　　r...; eeleader FPGA/CPLD

Problems with microcontroller network socket programming: I want to use STM32 to implement network socket programming. Does the hardware need an Internet port? Can I use a GPRS module? I don't know much about this. Could you please tell me what preparations ...; chenbingjy stm32/stm8

Where can I buy a cost-effective "USB input relay output system" module?: I want to make a simple "USB input relay output system" model, so I use these modules. I hope some expert can give me some advice. I will be very grateful!...; 沙漠绿洲 Embedded System

Test CY8CKIT-042-BLE development board routine 1 on mobile version Win8: [i=s]This post was last edited by dcexpert on 2015-2-9 00:52[/i] After two days of hard work, I finally installed the mobile version of Win8.1 on the mobile hard disk and PSoc creator 3.1. I can try t...; dcexpert MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components