Halogen-free
CompactFlash Series 5
Specifications for Industrial CompactFlash Card
March 14, 2016
Version 1.4
Apacer Technology Inc.
1F, No.32, Zhongcheng Rd., Tucheng Dist., New Taipei City, Taiwan, R.O.C
Tel: +886-2-2267-8000
www.apacer.com
Fax: +886-2-2267-2261
Compact Flash 5 Series
AP-CFxxxXRxXS-XXXXXXB
Features:
CompactFlash Association Specification
Revision 4.1 Standard Interface
– 512 bytes per sector
– ATA command set compatible
– ATA transfer mode supports:
PIO Mode 6
Multiword DMA Mode 4
Ultra DMA Mode 5
PCMCIA UDMA Mode 5
Capacity
–
128, 256, 512 MB
1, 2, 4, 8, 16, 32, 64 GB
Performance*
–
Sustained read: Up to 55 MB/sec
–
Sustained write: Up to 42 MB/sec
Intelligent ATA/IDE Module
–
Wear-leveling algorithms to substantially
increase longevity of flash media
– Built-in BCH ECC capable of correcting
up to 24 bits in 1,024 byte data
– Flash block management
– Power failure management
– Supports S.M.A.R.T commands
NAND Flash Type: SLC
Temperature Range
– 0°C to 70°C for operation (Standard)
– -40°C to 85°C for operation (Extended)
– -40°C to 100°C for storage
Operating Voltage
– 3.3 V
– 5.0 V
Power Consumption*
– Active mode: 175 mA
– Standby mode: 3 mA
Connector Type
– 50 pins female
Physical Dimensions
– 36.4mm x 42.8mm x 3.3mm
Endurance (TBW: Terabytes Written)
– 128 MB: 0.5 TBW
– 256 MB: 1.1 TBW
– 512 MB: 2.3 TBW
– 1 GB: 4.5 TBW
– 2 GB: 9.1 TBW
– 4 GB: 18.2 TBW
– 8 GB: 36.5 TBW
– 16 GB: 73.0 TBW
– 32 GB: 146.0 TBW
– 64 GB: 292.1 TBW
Halogen Free
*Performance and power consumption are typical and may vary depending on host system configurations.
1
© 2016 Apacer Technology Inc.
Rev. 1.4
Compact Flash 5 Series
AP-CFxxxXRxXS-XXXXXXB
Table of Contents
1. GENERAL DESCRIPTION .................................................................................................... 4
1.1 I
NTELLIGENT
C
OMPACT
F
LASH
M
ODULE
..............................................................................................................4
1.1.1 Wear-leveling algorithms ............................................................................................................................. 4
1.1.2 S.M.A.R.T. Technology .................................................................................................................................4
1.1.3 Built-in Hardware ECC ................................................................................................................................ 4
1.1.4 Flash Block Management ............................................................................................................................. 4
1.1.5 Power Failure Management .........................................................................................................................5
2. FUNCTIONAL BLOCK .......................................................................................................... 5
3. PIN ASSIGNMENTS ............................................................................................................... 6
4. PRODUCT SPECIFICATIONS .............................................................................................. 8
4.1 C
APACITY
............................................................................................................................................................. 8
4.2 P
ERFORMANCE
.....................................................................................................................................................8
4.3 E
NVIRONMENTAL
S
PECIFICATIONS
.......................................................................................................................9
4.4 C
ERTIFICATION
& C
OMPLIANCE
........................................................................................................................... 9
4.5 E
NDURANCE
.........................................................................................................................................................9
5. SOFTWARE INTERFACE ................................................................................................... 10
5.1 CF-ATA C
OMMAND
S
ET
.................................................................................................................................... 10
6. ELECTRICAL SPECIFICATIONS ..................................................................................... 12
6.1 AC/DC C
HARACTERISTICS
................................................................................................................................. 12
6.1.1 General DC Characteristics ....................................................................................................................... 12
CompactFlash Interface I/O at 5.0V ..................................................................................................................... 13
CompactFlash Interface I/O at 3.3V ..................................................................................................................... 13
Non-CF Interface I/O Pins.................................................................................................................................... 13
6.1.2 General AC Characteristics........................................................................................................................ 14
Attribute Memory Read Timing ........................................................................................................................... 14
Attribute Memory Write Timing .......................................................................................................................... 15
Common Memory Read Timing ........................................................................................................................... 16
Common Memory Write Timing .......................................................................................................................... 17
I/O Read Timing ................................................................................................................................................... 18
I/O Write Timing .................................................................................................................................................. 19
True IDE PIO Mode Read/Write Timing ............................................................................................................. 20
True IDE Multiword DMA Mode Read/Write Timing ......................................................................................... 22
Ultra DMA Signal Usage in Each Interface Mode ............................................................................................... 23
Ultra DMA Data Burst Timing Requirements ...................................................................................................... 23
Ultra DMA Data Burst Timing Descriptions ........................................................................................................ 24
Ultra DMA Sender & Recipient IC Timing Requirements ................................................................................... 26
Ultra DMA AC Signal Requirements ................................................................................................................... 26
Ultra DMA Data-in Burst Initiation Timing ......................................................................................................... 27
Sustained Ultra DMA Data-in Burst Timing ........................................................................................................ 28
Ultra DMA Data-in Burst Host Pause Timing ...................................................................................................... 28
Ultra DMA Data-in Burst Device Termination Timing ........................................................................................ 29
Ultra DMA Data-in Burst Host Termination Timing ........................................................................................... 30
Ultra DMA Data-out Burst Initiation Timing ....................................................................................................... 31
Sustained Ultra DMA Data-out Burst Timing ...................................................................................................... 32
2
© 2016 Apacer Technology Inc.
Rev. 1.4
Compact Flash 5 Series
AP-CFxxxXRxXS-XXXXXXB
Ultra DMA Data-out Burst Device Pause Timing ................................................................................................ 32
Ultra DMA Data-out Burst Device Termination Timing ...................................................................................... 33
Ultra DMA Data-out Burst Host Termination Timing ......................................................................................... 34
Flash Interface AC Characteristics ....................................................................................................................... 35
Command Latch Cycle ......................................................................................................................................... 35
Address Latch Cycle............................................................................................................................................. 36
Input Data Latch Cycle ......................................................................................................................................... 36
7. MECHANICAL SPECIFICATIONS ................................................................................... 37
7.1 D
IMENSIONS
....................................................................................................................................................... 37
8. PRODUCT ORDERING INFORMATION ......................................................................... 38
8.1 P
RODUCT
C
ODE
D
ESIGNATIONS
......................................................................................................................... 38
8.2 V
ALID
C
OMBINATIONS
....................................................................................................................................... 39
3
© 2016 Apacer Technology Inc.
Rev. 1.4
Compact Flash 5 Series
AP-CFxxxXRxXS-XXXXXXB
1. General Description
Apacer’s value-added Industrial CompactFlash Card offers high performance, high reliability and power-
efficient storage. Regarding standard compliance, this CompactFlash Card complies with CompactFlash
specification revision 4.1, supporting transfer modes up to Programmed Input Output (PIO) Mode 6, Multi-
word Direct Memory Access (DMA) Mode 4, Ultra DMA Mode 5, and PCMCIA Ultra DMA Mode 5.
Apacer’s value-added CFC provides complete PCMCIA – ATA functionality and compatibility. Apacer ‘s
CompactFlash technology is designed for applications in Point of Sale (POS) terminals, telecom, IP-STB,
medical instruments, surveillance systems, industrial PCs and handheld applications such as the new
generation of Digital Single Lens Reflex (DSLR) cameras.
1.1 Intelligent CompactFlash Module
1.1.1 Wear-leveling algorithms
Flash memory devices differ from Hard Disk Drives (HDDs) in terms of how blocks are utilized. For HDDs,
when a change is made to stored data, like erase or update, the controller mechanism on HDDs will
perform overwrites on blocks. On the other hand, NAND flash storage adopts flash as their primary media.
Unlike HDDs, flash blocks cannot be overwritten and each P/E cycle wears down the lifespan of blocks
gradually. Repeatedly program/erase cycles performed on the same memory cells will eventually cause
some blocks to age faster than others. This would bring flash storages to their end of service term earlier.
Wear leveling is an important mechanism that level out the wearing of blocks so that the wearing-down of
blocks can be almost evenly distributed. This will increase the lifespan of SSDs. Commonly used wear
leveling types are Static and Dynamic.
1.1.2 S.M.A.R.T. Technology
S.M.A.R.T. is an acronym for Self-Monitoring, Analysis and Reporting Technology, an open standard
allowing disk drives to automatically monitor their own health and report potential problems. It protects the
user from unscheduled downtime by monitoring and storing critical drive performance and calibration
parameters. Ideally, this should allow taking proactive actions to prevent impending drive failure. Apacer
SMART feature adopts the standard SMART command B0h to read data from the drive. When the Apacer
SMART Utility running on the host, it analyzes and reports the disk status to the host before the device is
in critical condition.
1.1.3 Built-in Hardware ECC
This CompactFlash card employs BCH Error Correction Code (ECC) algorithms. This on-chip hardware
BCH-ECC engines is 13/24 bit programmed that can correct up to 24-bit errors per 1,024 byte data. This
built-in hardware ECC performs parity generation and error detection/correction for data integrity.
1.1.4 Flash Block Management
Contemporary process technology is unable to guarantee total reliability of NAND flash memory array.
When a flash memory device leaves factory, it comes with a highly minimal number of initial bad block
during production or out-of-factory as there is no currently known technology that produce flash chips free
of bad blocks. On the other hand, bad blocks may develop during program/erase cycles. When host
performs program/erase command on a block, bad block may appear in Status Register. Since bad
blocks are inevitable, the solution is to keep them in control. Apacer flash devices are programmed with
ECC, block mapping technique and S.M.A.R.T to reduce invalidity or error. Once bad blocks are detected,
data in those blocks will be transferred to free blocks and error will be corrected by designated algorithms.
4
© 2016 Apacer Technology Inc.
Rev. 1.4