EEWORLDEEWORLDEEWORLD

Part Number

Search

DAFIR-GEN-E2-UT1

Description
Development Software DIST ARITH FIR FILTER GENERATOR
CategoryDevelopment board/suite/development tools   
File Size34KB,3 Pages
ManufacturerLattice
Websitehttp://www.latticesemi.com
Download Datasheet Parametric View All

DAFIR-GEN-E2-UT1 Online Shopping

Suppliers Part Number Price MOQ In stock  
DAFIR-GEN-E2-UT1 - - View Buy Now

DAFIR-GEN-E2-UT1 Overview

Development Software DIST ARITH FIR FILTER GENERATOR

DAFIR-GEN-E2-UT1 Parametric

Parameter NameAttribute value
Product CategoryDevelopment Software
ManufacturerLattice
RoHSDetails
Moisture SensitiveYes
Factory Pack Quantity1
Distributed Arithmetic FIR (DA-FIR)
Page 1 of 3
Home
>
Products
>
Intellectual Property
>
Lattice IP Cores
> Distributed Arithmetic FIR (DA-FIR)
Distributed Arithmetic FIR (DA-FIR) Filter Generator
Overview
The Lattice Distributed Arithmetic Finite Impulse Response (DA-FIR) Filter Generator IP
implements a highly configurable, multi-channel DA-FIR filter, using distributed
arithmetic algorithms implemented in FPGA Look Up Table (LUT) or Embedded Block
Memory (EBR) to efficiently support the sum-of-product calculations required to perform
the filter function. These techniques generate very area-efficient utilization of the FPGA
LUTs while enabling savings of multiply-accumulate blocks (sysDSP) for other design logic. As a result, the DA-FIR Filter
Generator IP core is extremely useful for implementing custom DSP blocks in Lattice FPGAs. Please refer to the user's guide to
determine which cores are available for each device family.
Features
Variable number of taps up to 1024
Multi-channel support (up to 32 channels)
Polyphase interpolation/decimation filters
Halfband filters
Interpolation and Decimation ratios from 2 to 32
Input data widths from 4 to 32 bits
Coefficient widths from 4 to 32 bits
Signed or unsigned data and coefficients
Selectable rounding: truncation, rounding away from zero,
convergent rounding
Optional saturation logic for overflow handling
Full precision arithmetic
Specification of fractional inputs and outputs
Support for both serial and parallel filters, with user
specified degree of parallelism.
Configurable pipelining to increase performance
Optimizations based on filter characteristics (symmetry and
halfband).
Handshake signals to facilitate smooth interfacing
Performance and Resource Utilization
LatticeECP3
1
Channels
1
1
1
Taps
16
9
36
Interpolation
Disable
Disable
Enable
DWidth
16
8
12
Round
TRUN
TRUN
TRUN
SLICEs
290
512
600
LUTs
348
611
709
EBRs
-
-
-
Registers
476
877
883
Fmax
318
279
308
1. Performance and utilization data are generated targeting a LFE3-70E-7FN484CES device using Lattice Diamond 1.0 and Synplify Pro D-
2009.12L-1 software. Performance may vary when using a different software version or targeting a different device density or speed grade
within the LatticeECP3 family.
LatticeECP2M/S
Channels
1
1
Taps
16
9
Interpolation
Disable
Disable
DWidth
16
8
Round
TRUN
TRUN
1
SLICEs
317
550
LUTs
378
655
EBRs
-
-
Registers
481
887
Fmax
343
310
http://www.latticesemi.com/products/intellectualproperty/ipcores/distributedarithmeticfir...
10/10/2011
What does it mean that private 5G can solve some enterprise problems that Wi-Fi cannot?
Private 5G cellular deployments meet enterprise needs for high-speed, low-latency connections between large numbers of devices, and some say the technology could replace Wi-Fi, but that's unlikely to ...
btty038 RF/Wirelessly
The most detailed analysis of the working principle of Bluetooth positioning technology
[p=25, 2, left][color=rgb(51, 51, 51)][font=Verdana, 宋体][size=14px]Bluetooth's convenience and global acceptance allow any Bluetooth-enabled device to connect to other nearby devices through a pairing...
alan000345 RF/Wirelessly
I would like to ask for advice on the RAM allocation problem of MSP430.
MCU: msp430fr2111 Compiler: CCS v8.3.0 Because I was writing a program for msp430fr2111 recently, the system prompted me that the FRAM memory was overflowed. Finally, I found out that it was caused by...
yg776 Microcontroller MCU
Application of C2000 in power grid frequency measurement
Application of C2000 in power grid frequency measurement...
Aguilera Microcontroller MCU
[Intuitive Learning of Sorting Algorithms] Visually and intuitively experience several commonly used sorting algorithms
1 Quick Sort 1. Quick Sort 2. Quick Sort 3. Quick Sort 4. 1. 1 Quick Sort 5. Quick Sort 6. Quick Sort 7. Quick Sort 8. Quick Sort 9. Quick Sort 10. Quick Sort 11. Quick Sort 12. Quick Sort 13. Quick S...
qinkaiabc Programming Basics
Luo Yuan menu, does anyone want to order together? It seems that if you order too little, they won't deliver the food.
Sorry, the orientation of the picture was a bit wrong, I will correct it and upload it later. :loveliness:...
henryli2008 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 441  417  2581  1494  77  9  52  31  2  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号