DS1050U-025-T datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> DS1050U-025-T

DS1050U-025-T: DescriptionClock Generators u0026 Support Products 5 Bit 118-mil 2-Wire 25kHz PWM; Categorysemiconductor Analog mixed-signal IC; File Size229KB，17 Pages; ManufacturerMaxim; Websitehttps://www.maximintegrated.com/en.html

Download Datasheet Parametric View All

DS1050U-025-T Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	DS1050U-025-T	-	-	View	Buy Now

DS1050U-025-T Overview

Clock Generators u0026 Support Products 5 Bit 118-mil 2-Wire 25kHz PWM

DS1050U-025-T Parametric

Parameter Name	Attribute value
Product Category	Clock Generators & Support Products
Manufacturer	Maxim
RoHS	Details
Maximum Operating Temperature	+ 85 C
Minimum Operating Temperature	- 40 C
Packaging	Reel
Factory Pack Quantity	3000

Preview

Download Datasheet

View All

DS1050

5-Bit, Programmable, Pulse-

Width Modulator: 1kHz, 5kHz, 10kHz, and 25kHz

www.maxim-ic.com

FEATURES

Single 5-bit, programmable, pulse-width

modulator (PWM)

Adjustable Duty Cycle: 0% to 100%

2.7V to 5.5V Operation

Standard Frequency Values:

1kHz, 5kHz, 10kHz, and 25kHz

2-Wire Addressable Interface

Packages: 8-Pin (150-mil) SOIC and 8-Pin

(118-mil)

mSOP

Operating Temperature: -40

C to +85

PIN ASSIGNMENT

SCL

SDA

GND

PWM

8-Pin 150-mil SOIC

8-Pin 118-mil

mSOP

ORDERING INFORMATION

DS1050Z-001

DS1050Z-005

DS1050Z-010

DS1050Z-025

DS1050U-001

DS1050U-005

DS1050U-010

DS1050U-025

1kHz

5kHz

10kHz

25kHz

1kHz

5kHz

10kHz

25kHz

8-Pin 150-mil SOIC

8-Pin 150 mil SOIC

8-Pin 118-mil

mSOP

8-Pin 118-mil

mSOP

8-Pin 118-mil

mSOP

8-Pin 118-mil µSOP

PIN DESCRIPTION

PWM

A0, A1, A2

SDA

SCL

GND

- 2.7V to 5.5V Power Supply

- PWM Ouput

- Device Address

- Serial Data I/O

- Serial Clock Input

- Ground

DESCRIPTION

The DS1050 is a programmable, 5-bit, pulse-width modulator featuring a 2-wire addressable controlled

interface. The DS1050 operates from power supplies ranging from 2.7V up to 5.5V. The PWM output

provides a signal that swings from 0V to V

. The DS1050 requires a typical operating current of 50mA

and a programmable shutdown supply current of 1mA.

Four standard PWM output frequencies are offered and include 1kHz, 5kHz, 10kHz, and 25kHz. The

2-wire addressable interface allows operation of multiple devices on a single 2-wire bus and provides

compatibility with other Dallas Semiconductor 2-wire devices such as real-time clocks (RTCs), digital

thermometers, and digital potentiometers.

The device is ideal for low-cost LCD contrast and/or brightness control, power supply voltage

adjustment, and battery charging or current adjustment. The DS1050 is offered in standard integrated

circuit packaging including the 8-pin (150-mil) SOIC and space-saving 8-pin (118-mil)

mSOP.

1 of 17

072701

DS1050

OPERATION

Interface protocol is simplified to an 8-bit control byte and 8-bit data byte. Information can be read or

written to the DS1050 including a commanded shutdown operation.

Power-Up Configuration

The DS1050 powers-up to half-scale (10000B) providing 50% duty-cycle. In this mode, the DS1050 can

be used as a standalone oscillator of the frequency specified. Once powered, the PWM output can be

changed via the 2-wire addressable serial port.

Pin Description

– Power supply terminal. The DS1050 will support operation from power supply voltages ranging

from +2.7 volts to +5.5 volts.

GND

– Ground terminal.

PWM

– Pulse-width modulated output. This output is a square-wave having amplitudes from 0 volts to

. The duty cycle of this output is governed by a 5-bit control register. Output duty cycles range from

0% to 96.88%. An additional command sequence will provide a 100% duty cycle or “full-on.”

SCL

– Serial clock input.

SDA

– Serial bi-directional data I/O.

A0, A1, A2

– Device address (chip selects).

2-Wire Addressable Serial Port Control

The 2-wire serial port interface supports a bi-directional data transmission protocol with device

addressing. A device that sends data on the bus is defined as a transmitter, and a device receiving data as

a receiver. The device that controls the message is called a “master.” The devices that are controlled by

the master are “slaves.” The bus must be controlled by a master device that generates the serial clock

(SCL), controls the bus access, and generates the START and STOP conditions. The DS1050 operates as

a slave on the 2-wire bus. Connections to the bus are made via the open-drain I/O lines SDA and SCL.

The following I/O terminals control the 2-wire serial port: SDA, SCL, A0, A1, and A2. A 2-wire serial

port overview and timing diagrams for the 2-wire serial port can be found in Figures 2 and 5,

respectively. Timing information for the 2-wire serial port is provided in the “AC Electrical

Characteristics” table for 2-wire serial communications.

2 of 17

DS1050

The following bus protocol has been defined (see Figure 2).

Data transfer may be initiated only when the bus is not busy.

During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in

the data line while the clock line is high will be interpreted as control signals.

Accordingly, the following bus conditions have been defined:

Bus not busy:

Both data and clock lines remain HIGH.

Start data transfer:

A change in the state of the data line from HIGH to LOW while the clock is HIGH,

defines a START condition.

Stop data transfer:

A change in the state of the data line from LOW to HIGH while the clock line is

HIGH defines the STOP condition.

Data valid:

The state of the data line represents valid data when, after a START condition, the data line

is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed

during the LOW period of the clock signal. There is one clock pulse per bit of data. Figure 2 details how

data transfer is accomplished on the 2-wire bus. Depending upon the state of the R/W bit, two types of

data transfer are possible.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The

number of data bytes transferred between START and STOP conditions is not limited and is determined

by the master device. The information is transferred byte-wise and each receiver acknowledges with a

ninth bit.

Within the bus specifications, a regular mode (100kHz clock rate) and a fast mode (400kHz clock rate)

are defined. The DS1050 works in both modes.

Acknowledge:

Each receiving device, when addressed, is obliged to generate an acknowledge after the

reception of each byte. The master device must generate an extra clock pulse that is associated with this

acknowledge bit.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a

way that the SDA line is stable LOW during the HIGH period of the acknowledge-related clock pulse. Of

course, setup and hold times must be taken into account. A master must signal an end of data to the slave

by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case,

the slave must leave the data line HIGH to enable the master to generate the STOP condition.

Data transfer from a master transmitter to a slave receiver.

The first byte transmitted by the

master is the command/control byte. Next follows a number of data bytes. The slave returns an

“acknowledge” bit after each received byte.

Data transfer from a slave transmitter to a master receiver.

The first byte (the command/control

byte) is transmitted by the master. The slave then returns an acknowledge bit. Next follows a number

of data bytes transmitted by the slave to the master. The master returns an acknowledge bit after all

received bytes other than the last byte. At the end of the last received byte, a “not acknowledge” is

returned.

3 of 17

DS1050

The master device generates all serial clock pulses and the START and STOP conditions. A transfer is

ended with a STOP condition or with a repeated START condition. Since a repeated START condition is

also the beginning of the next serial transfer, the bus will not be released.

The DS1050 may operate in the following two modes:

Slave receiver mode:

Serial data and clock are received through SDA and SCL, respectively. After

each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized

as the beginning and end of a serial transfer. Address recognition is performed by hardware after

reception of the slave (device) address and direction bit.

Slave transmitter mode:

The first byte is received and handled as in the slave receiver mode.

However, in this mode the direction bit will indicate that the transfer direction is reversed. Serial data

is transmitted on SDA by the DS1050 while the serial clock is input on SCL. START and STOP

conditions are recognized as the beginning and end of a serial transfer.

SLAVE ADDRESS

A command/control byte is the first byte received following the START condition from the master

device. The command/control byte consists of a four-bit control code. For the DS1050, this is set as

0101

binary for read/write operations. The next three bits of the command/control byte are the device select

bits or slave address (A2, A1, A0). They are used by the master device to select which of eight possible

devices is to be accessed. When reading or writing the DS1050, the device select bits must match the

device select pins (A2, A1, A0). The last bit of the command/control byte (R/W) defines the operation to

be performed. When set to a one a read operation is selected, and when set to a zero a write operation is

selected. The command control byte is presented in Figure 3.

Following the START condition, the DS1050 monitors the SDA bus checking the device type identifier

being transmitted. Upon receiving the 0101 control code, the appropriate device address bits, and the

read/write bit, the slave device outputs an “acknowledge” signal on the SDA line.

COMMAND AND PROTOCOL

The command and protocol structure of the DS1050 allows the user to read or write the PWM

configuration register or place the device in a low-current state (shut-down mode) and recall the device

from a low-current state. Additionally, the 2-wire command/protocol structure of the DS1050 will support

eight different devices that can be uniquely controlled.

Figure 4a, b, c, d, & e show the five different command and protocol bytes for the DS1050. These include

the following command operations: 1) Set PWM duty cycle, 2) Set PWM duty cycle 100%, 3) Set

shutdown mode, 4) Set recall mode, 5) Read PWM configuration register.

The command operation “Set PWM Duty Cycle” is used to configure the output duty cycle of the device.

The DS1050 has a 5-bit resolution and is capable of setting the duty cycle output from 0% up to 96.88%

in steps of 3.125%. A binary value of (00000B) sets the duty cycle output at 0% while a binary value of

(11111B) sets the duty cycle output at 96.88%.

The command operation “Set PWM Duty Cycle 100%” is used to configure the output duty cycle of the

device to a “full-on.” This command is provided in addition to the Set PWM Duty Cycle command for

flexibility and convenience in total duty cycle coverage. It allows the user to provide a total duty cycle

range from 0% to 100%.

4 of 17

DS1050

The command operation “Set Shutdown Mode” is used to provide a low-current (inactive state) state for

the DS1050. When in a low-current state the DS1050 will draw currents less than or equal to 1mA. The

PWM

output will be high impedance.

The command operation “Set Recall Mode” is used to recall the DS1050 from a low-current state. The

value of the PWM

output is recalled to that prior to initiating a “Set shutdown mode” command.

The “Read PWM Duty Cycle” command is used to read the current setting of the PWM configuration

is in a shutdown configuration.

PWM data values and control/command values are always transmitted most significant bit (MSB) first.

During communications, the receiving unit always generates the “acknowledge.”

READING THE DS1050

As shown in Figure 4e, the DS1050 provides one

read command operation.

This operation allows the

user to read the current setting of the PWM configuration register. Specifically, the R/W bit of the

command/control byte is set equal to a 1 for a read operation. Communication to read the DS1050 begins

with a START condition which is issued by the master device. The command/control byte from the

master device will follow the START condition. Once the command/control byte has been received by

the DS1050, the part will respond with an ACKNOWLEDGE. The read/write bit of the command/control

byte, as stated, should be set equal to 1 for reading the DS1050.

When the master has received the ACKNOWLEDGE from the DS1050, the master can then begin to

receive the PWM configuration register data. As mentioned this data will be transmitted MSB first. Once

the eight bits of the PWM configuration register have been transmitted, the master will need to issue an

ACKNOWLEDGE, unless it is the only byte to be read, in which case the master issues a NOT

ACKNOWLEDGE. If desired the master may stop the communication transfer at this point by issuing the

STOP condition. Final communication transfer is terminated by issuing the STOP command. Again, the

flow of the read operation is presented in Figure 4e.

WRITING THE DS1050

A data flow diagram for writing the DS1050 is shown in Figures 4a, b, c, and d. The DS1050 has three

write commands that are used to change the PWM configuration register or the shutdown and recall mode

of the device.

All the write operations begin with a START condition. Following the START condition, the master

device will issue the command/control byte. The read/write bit of the command/control byte will be set to

“0” for writing the DS1050. Once the command/control byte has been issued and the master receives the

acknowledgment from the DS1050, PWM configuration data is transmitted to the DS1050 by the master

device.

A data byte for the DS1050 will contain PWM configuration data and shutdown/recall command data.

The five least significant bits of data specify the PWM configuration value while the three most

significant bits specify the whether the device is to be shutdown or recalled. When the DS1050 has

received the data byte, it will respond with an ACKNOWLEDGE. At this point, the new PWM

configuration register value and shutdown/recall command value will be updated in the DS1050. The

master device, after the receipt of the ACKNOWLEDGE, can continue to transmit additional data bytes

5 of 17

Recommended Resources

The first 4Mbit EEPROM memory chip

Interface circuit between CMOS and switching amplifier c

Password electronic lock control circuit

Circuit diagram of three new phone anti-theft protectors (3)

LJMl871 (electronic toys and model vehicles) radio remote control transmission encoding circuit

Tube single-ended class A 2A3 parallel power amplifier circuit diagram

Beginner's Guide - Understanding Embedded Operating Systems: The use of embedded real-time operating systems (RTOS) can make more reasonable and effective use of CPU resources, simplify the design of application software, shorten system development time, and be...; kandy2059 Embedded System

E-coin exchange gift application link: [size=5]E-coin exchange application link: [url=https://bbs.eeworld.com.cn/EJK/exchange.html]https://bbs.eeworld.com.cn/EJK/exchange.html[/url][/size] [size=5] [/size] [size=5]Note: The exchanged gifts...; maylove Talking

Improving the Response Characteristics of USB 2.0 Switching Systems: [color=#111111][font=Arial, Helvetica, sans-serif][size=16pt]Overview[/size][/font][/color] [color=#59595c][font=Arial, Helvetica, sans-serif][size=13px]Many USB systems require multiplexing of ports,...; youluo Analog electronics

When developing WinCE, is it better to work on the underlying driver or the application layer?: I have worked on both the underlying driver and the application layer before. Now I have two offers, one for the underlying layer and one for the driver. Which one is better? The salary for the underl...; greylove Embedded System

Help: How to add adi's spice model (.cir file) to pspice?: When I was simulating a circuit with Cadence's pspice, I needed an AD620 device. Although I found it in the library provided by Cadence, I still have many questions: 1. AD620 is produced by ADI. There...; jingzhi1221 ADI Reference Circuit

DSP28335 development board problem Can't Run Target CPU: It always prompts Can't Run Target CPU: (Error -1156 @ 0x0) Device may be operating in low-power mode. Do you want to bring it out of this mode? (Emulation package 5.1.73.0) . It didn't happen before....; RTM2015 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components