EEWORLDEEWORLDEEWORLD

Part Number

Search

KMM5321200AW/AWG-6

Description
Fast Page DRAM Module, 1MX32, 60ns, CMOS, SIMM-72
Categorystorage    storage   
File Size282KB,4 Pages
ManufacturerSAMSUNG
Websitehttp://www.samsung.com/Products/Semiconductor/
Download Datasheet Parametric View All

KMM5321200AW/AWG-6 Overview

Fast Page DRAM Module, 1MX32, 60ns, CMOS, SIMM-72

KMM5321200AW/AWG-6 Parametric

Parameter NameAttribute value
MakerSAMSUNG
Parts packaging codeSIMM
package instructionSIMM,
Contacts72
Reach Compliance Codeunknown
ECCN codeEAR99
access modeFAST PAGE
Maximum access time60 ns
JESD-30 codeR-XSMA-N72
memory density33554432 bit
Memory IC TypeFAST PAGE DRAM MODULE
memory width32
Number of functions1
Number of ports1
Number of terminals72
word count1048576 words
character code1000000
organize1MX32
Package body materialUNSPECIFIED
encapsulated codeSIMM
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Certification statusNot Qualified
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Terminal formNO LEAD
Terminal locationSINGLE
Base Number Matches1
Upgrading bootloader failed, check the short-circuit interfaces and study again
Continuing from the previous post, KW41Z's Best Partner - [NXP Kinetis MCU] - Electronic Engineering World Forum [url]https://bbs.eeworld.com.cn/thread-529560-1-1.html[/url] According to Freescale's u...
suoma NXP MCU
Can I add components to the vxsim simulation environment? How to configure vxworks
How to include INCLUDE_POSIX_SCHED when using POSIX functions in vxsim simulation environment? If the project (downloadable) is not selected, can the project not select component configuration? Is the...
taoym101 Real-time operating system RTOS
How to understand "everything is a file"? Answer from the perspective of the application layer and the driver layer.
Dear experts, how do you understand "everything is a file"? Please answer from the perspective of the application layer and the driver layer....
zhengjiewen Linux and Android
[Design Tools] This document introduces the FPGA operation steps for a certain function using ISE10.1
The document introduces the steps of using ISE10.1 to perform FPGA operations for a certain function, including the steps of creating a new document, synthesis, functional simulation, compilation and ...
GONGHCU FPGA/CPLD
The LPC2138 P1 port connected to the 1602 LCD simulation in Pretous cannot display! !
I am building a virtual simulation platform in Proteus. When using LM1602, the sent data cannot be displayed normally. I have successfully used the same code in the P0 port of LPC2106. Because there a...
chengchuanqing Embedded System
After the layer is locked, Blt returns DDERR_SURFACEBUSY. Who returns it?
Is there any lock when executing Blt? If yes, where is it added? There is no lock in HalBlt. When the layer is locked, the Blt operation directly returns DDERR_SURFACEBUSY without entering HalBlt oper...
friday505 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2508  2217  1333  2222  1370  51  45  27  28  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号