51894-002 datasheet, PDF - EEWORLD Datasheet

51894-002: DescriptionPower to the Board POWERBLADE; CategoryThe connector; File Size343KB，4 Pages; ManufacturerFCI [First Components International]

Download Datasheet Parametric View All

51894-002 Overview

Power to the Board POWERBLADE

Parameter Name	Attribute value
Product Category	Power to the Board
Manufacturer	FCI [First Components International]
Current Rating	48 A, 60 A
Voltage Rating	1000 V, 2500 V
Number of Positions	34 Position
Termination Style	Through Hole
Packaging	Tray
Compliance	UL, CSA, TUV
Contact Material	Copper Alloy
Contact Plating	Gold
Housing Material	Thermoplastic
Factory Pack Quantity	16

PDM: Rev:B

STATUS:

Released

Printed: Dec 20, 2010

msp432 record 2-uart and display usage: The SDK explains it very clearly. It should be noted that the display can be output in different types. For now, we will use the serial port. You can also use LCD, Host, debug and other output types. ...; fish001 Microcontroller MCU

[EEWORLD 7th Community Star] September’s star is finally here (just released on November 3, still hot): First of all, I would like to apologize to everyone here for not announcing the results of the September celebrity selection. Mainly in order to allow celebrity netizens to get the best gifts, we are ...; EEWORLD社区 Suggestions & Announcements

Clock Constraint Problems in Real-Time Video Acquisition and Transmission System Based on FPGA: I am working on a video acquisition and transmission system based on FPGA. The board is DE2-115, the camera has 500W pixels, and it is programmed in VerilogHDL in Quratus II and downloaded to the boar...; 学堂猫猴子 FPGA/CPLD

[AB32VG1 Development Board Review] RTC Electronic Clock: [i=s]This post was last edited by jinglixixi on 2021-9-15 00:15[/i]AB32VG1 is equipped with an RTC timer. Using it to measure time can avoid the problem of base conversion in timing. Combining RTC wit...; jinglixixi Domestic Chip Exchange

Common digital circuit Verilog language expression: Level-sensitive 1-bit data latchmodule latch_1(q,d,clk); output q; input d,clk; assign q = clk ? d : q; //When the clock signal is high, latch the input dataendmodule 1 -bit data latch with set and re...; eeleader FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components