We are looking for ARM engineers, working in Beijing, with the following requirements:1. Bachelor degree in automatic control, computer, or communication;
2. More than 5 years of experience in embedde...
[align=left][size=4] Hardware engineers, mastering components is the foundation of hardware. In real cases, many problems are finally located in the selection of components or the selection of compone...
TF0 is the overflow flag of timer T0, which can be queried and cleared by the program. TF0 is also the interrupt request source and is cleared by hardware when the CPU responds to T0 interrupt.
What I...
For 80,000
ZTE
(000063.SZ) employees and more Chinese ICT (information and communication technology) industry practitioners, the news from across the ocean on the evening of April 16 kept t...[Details]
For STM32, there are two ways to reset the software: 1) Use the official software library The system reset function is directly provided in the stm32f10x_nvic.c file of the official software li...[Details]
In the actual project development process, we often need to get the running time of a section of code. The usual method is to use an oscilloscope to measure it. This blog post will use SysTick to acc...[Details]
LAN8720 configuration: IP: 192.168.192.30 Gateway: 192.168.192.1 A high frequency of ARP packets is detected The content of the packet asks for the mac address of 192.168.192.1, and asks the resp...[Details]
Timing and protocol are two key points in digital system debugging, and they are also where logic analyzers can play their most valuable role. How can we use a logic analyzer to quickly complete wiri...[Details]
The day before yesterday, another mainland technology company submitted a prospectus to the Hong Kong Stock Exchange. The company is called "Jia Nan Creative (hereinafter referred to as 'Jia Nan')"...[Details]
The independent watchdog of STM32 is driven by a dedicated internal 40Khz low-speed clock, that is, it is still effective even if the main clock fails. Here we need to note that the clock of the inde...[Details]
1) ADC multi-channel acquisition: (Multi-channel acquisition must use scanning mode. In scanning mode, the channels of the rule group share a register, so DMA transmission must be used; to prevent da...[Details]
/* Unfortunately, it cannot generate a standard 38kHz frequency square wave, there is a little error*/ #include reg51.h #define uchar unsigned char #define uint unsigned int sbit Waveout=P1^0; //P...[Details]
One addend is in the on-chip RAM 40H, 41H, 42H units, the other addend is in the on-chip RAM 43H, 44H, 45H, and the sum is stored in the 50H, 51H, 52H units, with the carry bit stored in 00H. Please ...[Details]
As shown in the figure, the circuit is required to count and display the number of times the button is pressed. When the button is pressed once, the count value increases by 1 (it is required to accu...[Details]
The following comes from - "cortex-M3 Definitive Guide" Special function register group: Program Status Registers (PSRs or xPSRs) Interrupt mask register group (PRIMASK, FAULTMASK, and BASEPRI) ...[Details]
//Environment: winavr+avr studio char temp=0; ISR(TIMER1_COMPA_vect )//interrupt function { // user code here temp++; if (temp==10) temp=0; PORTA=temp; DDRA=0xff; } void ...[Details]
Take serial port interrupt as an example: like: void serial() interrupt 4 { } and void serial_uart() interrupt 4 { } The functions of both functions are to define the serial port interrupt function. ...[Details]
RF/Wirelessly
京公网安备 11010802033920号
EEWORLD
