EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3QV01FG-0052CDI8

Description
Programmable Oscillators PROGRAMMABLE 5X7 OSCILLATOR
CategoryPassive components   
File Size200KB,23 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

8N3QV01FG-0052CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3QV01FG-0052CDI8 - - View Buy Now

8N3QV01FG-0052CDI8 Overview

Programmable Oscillators PROGRAMMABLE 5X7 OSCILLATOR

8N3QV01FG-0052CDI8 Parametric

Parameter NameAttribute value
Product CategoryProgrammable Oscillators
ManufacturerIDT (Integrated Device Technology, Inc.)
RoHSNo
ProductVCXO
Package / Case7 mm x 5 mm x 1.55 mm
Length7 mm
Width5 mm
PackagingCut Tape
PackagingReel
Factory Pack Quantity1000
Unit Weight0.006562 oz
Quad-Frequency Programmable
VCXO
IDT8N3QV01 Rev G
DATA SHEET
General Description
The IDT8N3QV01 is a Quad-Frequency Programmable VCXO with
very flexible frequency and pull-range programming capabilities.
The device uses IDT’s fourth generation FemtoClock® NG
technology for an optimum of high clock frequency and low phase
noise performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x
7mm x 1.55mm package.
Besides the 4 default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N3QV01 can be programmed via the I
2
C
interface to any output clock frequency between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷N (N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to 4
independent PLL M and N divider registers (P, MINT, MFRAC and
N), reprogramming those registers to other frequencies under
control of FSEL0 and FSEL1 is supported. The extended
temperature range supports wireless infrastructure, tele-
communication and networking end equipment requirements. The
device is a member of the high-performance clock family from IDT.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), reprogrammable by I
2
C
I
2
C programming interface for the output clock frequency, APR
and internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
Absolute pull-range (APR) programmable from ±4.5 to
±754.5ppm
One 2.5V or 3.3V LVPECL differential clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz):
0.487ps (typical)
RMS phase jitter @ 156.25MHz (1kHz - 40MHz):
0.614ps (typical)
2.5V or 3.3V supply voltage modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
114.285 MHz
÷MINT,
MFRAC
2
VC
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
SDATA
SCLK
10
VC 1
OE 2
V
EE
3
4
FSEL0
9
8
7
V
CC
nQ
Q
5
6
A/D
7
25
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
7
IDT8N3QV01 Rev G
10-lead Ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N3QV01GCD REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
FSEL1
【CN0253】Robust, low-power battery monitoring circuit front end
电路功能与优势 图1所示电路为鲁棒的电池监控前端,专为可能发生瞬变的环境而设计,例如工业或过程自动化环境。该电路使用 ADG5408 4通道CMOS多路复用器,后接AD8226 仪表放大器,以低功耗和低成本精确监控各电池的电压,且无需额外的外部瞬变保护电路。 瞬变过压条件可造成传统CMOS开关发生闩锁。通过结隔离技术,PMOS和NMOS晶体管的N和P井形成寄生硅控整流器(SCR)电路。过压条件触发...
EEWORLD社区 ADI Reference Circuit
LM3S9B96 chip recommendation
After searching online, the following points are attractive to me: 1. Embedded SafeRTOS kernel 2. 8/16/32-bit independent peripheral parallel bus 3. Support SDRAM, SRAM/Flash, FPGA, CPLD 4. 10/100 Eth...
arthurli Microcontroller MCU
Here comes another trick. How can I make an amplifier output 1/2 Vout when the input is 0V?
Sorry, I'm really new to this. I want to design an amplifier that outputs 1/2 Vref when Vin+ = Vin- = 1/2 Vref and 1/2 Vref ~ Vref when Vin+>Vin- and 0~1/2 Vref when Vin->Vin+. Does anyone know how to...
littleshrimp Analog electronics
LLC Resonance Principle PDF
The principle of LLC resonance is introduced, which is very basic and easy to understand....
tonytong Power technology
About the waveform after CPLD frequency division
I am a beginner in CPLD. I have been doing frequency division experiments recently. I have used the smallest system board of EPM240 to connect a 50M crystal oscillator to generate 10M and 5M signals. ...
363758470 FPGA/CPLD
C2000 speed measurement method [transfer]
The speed closed-loop control is designed in the overall system of the motion control platform. The sensor needs to accurately detect the instantaneous information of the controlled object and perform...
dontium Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1806  1765  805  1797  1919  37  36  17  39  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号