530BC155M520DGR datasheet, PDF

Datasheet> All Categories > Passive components> 530BC155M520DGR

530BC155M520DGR: DescriptionStandard Clock Oscillators Si530 3.3V LVDS 20ppm tl, 155.52MHz; CategoryPassive components; File Size1MB，12 Pages; ManufacturerSilicon Laboratories

Download Datasheet Parametric View All

530BC155M520DGR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	530BC155M520DGR	-	-	View	Buy Now

530BC155M520DGR Overview

Standard Clock Oscillators Si530 3.3V LVDS 20ppm tl, 155.52MHz

530BC155M520DGR Parametric

Parameter Name	Attribute value
Product Category	Standard Clock Oscillators
Manufacturer	Silicon Laboratories
RoHS	Details
Product	Standard Clock Oscillators
Frequency	155.52 MHz
Frequency Stability	7 PPM
Operating Supply Voltage	3.3 V
Supply Voltage - Min	2.97 V
Supply Voltage - Max	3.63 V
Output Format	LVDS
Termination Style	SMD/SMT
Package / Case	7 mm x 5 mm
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 85 C
Length	7 mm
Width	5 mm
Packaging	Reel
Duty Cycle - Max	55 %
Mounting Style	SMD/SMT
Factory Pack Quantity	250
Unit Weight	0.006562 oz

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Features



1 . 4 GH

)

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications



SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

GND

CLK+

Si530 (LVDS/LVPECL/CML)

Functional Block Diagram

CLK– CLK+

GND

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

CLK–

GND

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.4 5/13

Si530/531

Recommended Resources

High Input Impedance Preamplifier Circuit

Sound trigger flasher.gif

Voltage controlled oscillator circuit diagram with frequency up to 20MHZ or above

Angle measurement circuit

1.8kHz signal generator circuit

Typical application circuit diagram of M57957L and M57958L

I'm begging an expert for advice on how to set up and handle the gray menu for Copy, Cut, Paste, and Delete in the menu commands!: I am designing a small program under the wince platform. I have used the shellapi function to process files. But I am confused about when the message processing requires the menu to be gray and when i...; cn_luo Embedded System

falsh download project: ////////////////////////// Flash Interface ///////////////////////// inout [15:0] FL_DQ; // FLASH Data bus 16 Bits output [21:0] FL_ADDR; // FLASH Address bus 22 Bits output FL_WE_N; // FLASH Write En...; muziliu FPGA/CPLD

EEWORLD University Hall----Analog Integrated Circuit Design (Li Zhangquan, Shanghai Jiaotong University): Analog Integrated Circuit Design (Li Zhangquan, Shanghai Jiao Tong University) : https://training.eeworld.com.cn/course/6151Advanced analog integrated circuit circuit design course for first-year grad...; 抛砖引玉 Embedded System

Linux network settings: I set ifconfig eth0 192.168.0.121 on the host, and then pinged the host IP, showing 64 bytes from 192.168.0.121: icmp_seq=1 tt1=64 time=32.6ms ... Then I entered the target machine and set ifconfig et...; songrisi Linux and Android

Wince battery percentage display: I use wince4.2. After adding the battery driver, I compiled and generated the nk file for testing. I found that the battery property interface of the control panel lacks the power percentage display, ...; 梦幻泡影 Embedded System

When initializing a segment, a HardFaultException occurs during INITTAB processing: HardFault occurs at startupTracing with the simulator, it occurs when the segment is initialized, probably at the INITTAB processing location.I checked the data of the INITTAB address:0d 0a 00 00 00 0...; dujin stm32/stm8

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components