EEWORLDEEWORLDEEWORLD

Part Number

Search

74VHCT574ATTR

Description
Flip Flops Octal "D" Flip-Flop
Categorylogic    logic   
File Size72KB,10 Pages
ManufacturerSTMicroelectronics
Websitehttp://www.st.com/
Environmental Compliance
Download Datasheet Parametric Compare View All

74VHCT574ATTR Online Shopping

Suppliers Part Number Price MOQ In stock  
74VHCT574ATTR - - View Buy Now

74VHCT574ATTR Overview

Flip Flops Octal "D" Flip-Flop

74VHCT574ATTR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSTMicroelectronics
Parts packaging codeTSSOP
package instructionTSSOP, TSSOP20,.25
Contacts20
Reach Compliance Codecompliant
seriesAHCT/VHCT
JESD-30 codeR-PDSO-G20
JESD-609 codee4
length6.5 mm
Load capacitance (CL)15 pF
Logic integrated circuit typeBUS DRIVER
Maximum Frequency@Nom-Sup80000000 Hz
MaximumI(ol)0.008 A
Number of digits8
Number of functions1
Number of ports2
Number of terminals20
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output characteristics3-STATE
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Encapsulate equivalent codeTSSOP20,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packingTAPE AND REEL
Peak Reflow Temperature (Celsius)260
power supply5 V
propagation delay (tpd)12 ns
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceNICKEL PALLADIUM GOLD
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
Maximum time at peak reflow temperature40
Trigger typePOSITIVE EDGE
width4.4 mm
Base Number Matches1
®
74VHCT574A
OCTAL D-TYPE FLIP FLOP
WITH 3 STATE OUTPUT NON INVERTING
s
s
s
s
s
s
s
s
s
s
HIGH SPEED:
f
MAX
= 180 MHz (TYP.) at V
CC
= 5V
LOW POWER DISSIPATION:
I
CC
= 4
µA
(MAX.) at T
A
= 25
o
C
COMPATIBLE WITH TTL OUTPUTS:
V
IH
= 2V (MIN), V
IL
= 0.8V (MAX)
POWER DOWN PROTECTION ON INPUTS &
OUTPUTS
SYMMETRICAL OUTPUT IMPEDANCE:
|I
OH
| = I
OL
= 8 mA (MIN)
BALANCED PROPAGATION DELAYS:
t
PLH
t
PHL
OPERATING VOLTAGE RANGE:
V
CC
(OPR) = 4.5V to 5.5V
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 574
IMPROVED LATCH-UP IMMUNITY
LOW NOISE V
OLP
= 0.9V (Max.)
M
(Micro Package)
T
(TSSOP Package)
ORDER CODES :
74VHCT574AM
74VHCT574AT
outputs will be set to logic states that were setup
at the D inputs.
While the OE input is low, the 8 outputs will be in
a normal logic state (high or low logic level) and,
while high level, the outputs will be in a high
impedance state.
The output control does not affect the internal
operation of flip flop; that is, the old data can be
retained or the new data can be entered even
while the outputs are off.
Power down protection is provided on all inputs
and outputs and 0 to 7V can be accepted on
inputs with no regard to the supply voltage. This
device can be used to interface 5V to 3V.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
DESCRIPTION
The 74VHCT574A is an advanced high-speed
CMOS OCTAL D-TYPE FLIP FLOP with 3
STATE OUTPUT NON INVERTING fabricated
with sub-micron silicon gate and double-layer
metal wiring C
2
MOS technology.
This 8 bit D-Type flip-flop is controlled by a clock
input (CK) and an output enable input (OE).
On the positive transition of the clock, the Q
PIN CONNECTION AND IEC LOGIC SYMBOLS
August 1999
1/10

74VHCT574ATTR Related Products

74VHCT574ATTR 74VHCT574AMTR
Description Flip Flops Octal "D" Flip-Flop Flip Flops Octal "D" Flip-Flop
Is it lead-free? Lead free Lead free
Is it Rohs certified? conform to conform to
Maker STMicroelectronics STMicroelectronics
Parts packaging code TSSOP SOIC
package instruction TSSOP, TSSOP20,.25 SOP, SOP20,.4
Contacts 20 20
Reach Compliance Code compliant compliant
series AHCT/VHCT AHCT/VHCT
JESD-30 code R-PDSO-G20 R-PDSO-G20
JESD-609 code e4 e4
length 6.5 mm 12.8 mm
Load capacitance (CL) 15 pF 15 pF
Logic integrated circuit type BUS DRIVER BUS DRIVER
Maximum Frequency@Nom-Sup 80000000 Hz 80000000 Hz
MaximumI(ol) 0.008 A 0.008 A
Number of digits 8 8
Number of functions 1 1
Number of ports 2 2
Number of terminals 20 20
Maximum operating temperature 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C
Output characteristics 3-STATE 3-STATE
Output polarity TRUE TRUE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSSOP SOP
Encapsulate equivalent code TSSOP20,.25 SOP20,.4
Package shape RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE
method of packing TAPE AND REEL TAPE AND REEL
Peak Reflow Temperature (Celsius) 260 260
power supply 5 V 5 V
propagation delay (tpd) 12 ns 12 ns
Certification status Not Qualified Not Qualified
Maximum seat height 1.2 mm 2.65 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V
surface mount YES YES
technology CMOS CMOS
Temperature level MILITARY MILITARY
Terminal surface NICKEL PALLADIUM GOLD Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form GULL WING GULL WING
Terminal pitch 0.65 mm 1.27 mm
Terminal location DUAL DUAL
Maximum time at peak reflow temperature 40 30
Trigger type POSITIVE EDGE POSITIVE EDGE
width 4.4 mm 7.5 mm
Base Number Matches 1 1
Hubei electronics friends must take a look at this
[6][6][6]www.jzlsdz.com provides you with a platform...
fighting Analog electronics
Help: How to write the hfc configuration file of the h-flash burning tool
I have used several burning software, including flashpgm, fluted, etc., and found that they all need configuration files, but some are already provided, and some need to be written by yourself. H-flas...
xsslf Embedded System
Feiling domestic chip series dry goods | A40i development board PWM application notes fully disclosed
This article explains the application of PWM on the domestic A40i development board. This article is mainly applicable to the Feiling OKA40i platform Linux3.10.65 operating system. Other arm platforms...
小螃蟹呀 ARM Technology
Regarding some issues with ucos ii, please help
I have been studying UCOS II recently and found some problems while reading. I hope to discuss them with you. 1. On page 305 (3) of the second edition of Embedded Real-Time Operating Systems, I saw th...
zzfei90 Real-time operating system RTOS
How to detect a pulse with a width of 1ns
Dear seniors, how can I detect this 1ns narrow pulse? The direct interval between each narrow pulse is 1ms, mainly because the width of the pulse is too narrow. I don't know how to detect it. Please g...
leizikobe FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1313  1086  1889  2579  452  27  22  39  52  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号