EEWORLDEEWORLDEEWORLD

Part Number

Search

5P49V5913B513NLGI

Description
Clock Generators u0026 Support Products VersaClock 5 LP Program CLK
Categorysemiconductor    Analog mixed-signal IC   
File Size464KB,36 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

5P49V5913B513NLGI Online Shopping

Suppliers Part Number Price MOQ In stock  
5P49V5913B513NLGI - - View Buy Now

5P49V5913B513NLGI Overview

Clock Generators u0026 Support Products VersaClock 5 LP Program CLK

5P49V5913B513NLGI Parametric

Parameter NameAttribute value
Product CategoryClock Generators & Support Products
ManufacturerIDT (Integrated Device Technology, Inc.)
RoHSDetails
PackagingTray
Factory Pack Quantity490
Programmable Clock Generator
5P49V5913
DATASHEET
Description
The 5P49V5913 is a programmable clock generator intended
for high performance consumer, networking, industrial,
computing, and data-communications applications.
Configurations may be stored in on-chip One-Time
Programmable (OTP) memory or changed using I
2
C
interface. This is IDTs fifth generation of programmable clock
technology (VersaClock
®
5).
The frequencies are generated from a single reference clock.
The reference clock can come from one of the two redundant
clock inputs. A glitchless manual switchover function allows
one of the redundant clocks to be selected during normal
operation.
Two select pins allow up to 4 different configurations to be
programmed and accessible using processor GPIOs or
bootstrapping. The different selections may be used for
different operating modes (full function, partial function, partial
power-down), regional standards (US, Japan, Europe) or
system production margin testing.
The device may be configured to use one of two I
2
C
addresses to allow multiple devices to be used in a system.
Features
Generates up to two independent output frequencies
High performance, low phase noise PLL, < 0.7ps RMS
typical phase jitter on outputs:
– PCIe Gen1, 2, 3 compliant clock capability
– USB 3.0 compliant clock capability
– 1GbE and 10GbE
Two fractional output dividers (FODs)
Independent Spread Spectrum capability on each output
pair
Four banks of internal non-volatile in-system
programmable or factory programmable OTP memory
I
2
C serial programming interface
One reference LVCMOS output clock
Two universal output pairs:
– Each configurable as one differential output pair or two
LVCMOS outputs
I/O Standards:
– Single-ended I/Os: 1.8V to 3.3V LVCMOS
– Differential I/Os: LVPECL, LVDS and HCSL
Pin Assignment
OUT0_SEL_I2CB
Input frequency ranges:
– LVCMOS Reference Clock Input (XIN/REF) – 1MHz to
200MHz
– LVDS, LVPECL, HCSL Differential Clock Input (CLKIN,
CLKINB) – 1MHz to 350MHz
– Crystal frequency range: 8MHz to 40MHz
OUT1B
V
DDO
0
V
DDO
1
OUT1
V
DDD
Output frequency ranges:
V
DDO
2
OUT2
OUT2B
V
DDA
NC
NC
– LVCMOS Clock Outputs – 1MHz to 200MHz
– LVDS, LVPECL, HCSL Differential Clock Outputs –
1MHz to 350MHz
CLKIN
CLKINB
XOUT
XIN/REF
V
DDA
CLKSEL
24 23 22 21 20 19
1
18
2
3
4
5
6
7
8
9
17
EPAD
GND
16
15
14
Individually selectable output voltage (1.8V, 2.5V, 3.3V) for
each output pair
13
10 11 12
24-pin VFQFPN
5P49V5913 SEPTEMBER 12, 2018
1
Redundant clock inputs with manual switchover
Programmable loop bandwidth
Programmable slew rate control
Programmable crystal load capacitance
Individual output enable/disable
Power-down mode
1.8V, 2.5V or 3.3V core V
DDD
, V
DDA
4 × 4 mm 24-VFQFPN package
-40° to +85°C industrial temperature operation
©2018 Integrated Device Technology, Inc.
SEL1/SDA
SEL0/SCL
SD/OE
V
DDA
NC
NC
Does anyone know about the TL555C chip? Is it a 555 timer? It would be best if you could help me find a datasheet (I really can't find one). Thanks so much~~~
Does anyone know about the TL555C chip? Is it a 555 timer? It would be best if you could help me find a datasheet, I really can't find one. . . . Thank you very much~~~...
liyanqing611 Embedded System
Parameters of terminal blocks
As shown in the figure below, the terminal block is a double-layer pluggable terminal block What does the number of positions in the red box in the picture mean? It looks like there are 20 interfaces ...
shaorc PCB Design
Questions about semaphores
I have a test program that uses a semaphore to activate the process, as follows: SEM_ID binarySem; int semCount; void semGive() { int count; for(count=0;count<6;count++) { printf("give sem "); semGive...
peiha Embedded System
Did you draw the component package library correctly? It should be arranged like this
Author: wangjiatiDrawing engineers always encounter such problems: My PCB drawing is correct. But I got it soldered upside down in the SMT workshop? This problem rarely has a standard answer in drawin...
ohahaha PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 115  2185  1634  1740  1314  3  44  33  36  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号