EEWORLDEEWORLDEEWORLD

Part Number

Search

EP1S40F1508C7N

Description
FPGA - Field Programmable Gate Array FPGA - Stratix I 4125 LABs 822 IOs
CategoryProgrammable logic devices    Programmable logic   
File Size6MB,864 Pages
ManufacturerAltera (Intel)
Environmental Compliance
Download Datasheet Parametric View All

EP1S40F1508C7N Online Shopping

Suppliers Part Number Price MOQ In stock  
EP1S40F1508C7N - - View Buy Now

EP1S40F1508C7N Overview

FPGA - Field Programmable Gate Array FPGA - Stratix I 4125 LABs 822 IOs

EP1S40F1508C7N Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAltera (Intel)
Parts packaging codeBGA
package instructionBGA, BGA1508,39X39,40
Contacts1508
Reach Compliance Codecompliant
ECCN code3A001.A.7.A
JESD-30 codeS-PBGA-B1508
JESD-609 codee1
length40 mm
Humidity sensitivity level3
Configurable number of logic blocks4697
Number of entries822
Number of logical units41250
Output times822
Number of terminals1508
Maximum operating temperature85 °C
Minimum operating temperature
organize4697 CLBS
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA1508,39X39,40
Package shapeSQUARE
Package formGRID ARRAY
Peak Reflow Temperature (Celsius)245
power supply1.5,1.5/3.3 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height3.5 mm
Maximum supply voltage1.575 V
Minimum supply voltage1.425 V
Nominal supply voltage1.5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL EXTENDED
Terminal surfaceTIN SILVER COPPER
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature40
width40 mm
Base Number Matches1
Stratix Device Handbook, Volume 1
101 Innovation Drive
San Jose, CA 95134
(408) 544-7000
http://www.altera.com
S5V1-3.4
Finally learned how to solder bga chips
When I soldered before, I just glued a few pins of the chip, and the jtag couldn't connect. Later, I tried a few more times, and the chip blew up almost every time. I was so scared that I didn't dare ...
zxq6 PCB Design
STM32 interrupt triggering problem
I used two external interrupts, but one of them was not triggered. Once the program was executed, it entered the interrupt. I don't understand why.Also, sometimes there is a fluctuation on the pin, wh...
juhao0122 stm32/stm8
Problems in developing mapx mobile in evb3.0
After searching online for a few days, I have summarized a few questions. Please give me some advice: 1. Does MapX Mobile support EVB3.0+PPC2002? (According to some people online who have done this, i...
zhangle8311 Embedded System
【GD32L233C-START Review】+Unboxing【1】
I got the board almost after the holiday, but I kept delaying it, so I'll post an unboxing post now. First, let me introduce this development board. The GD32L233 series MCU has a maximum main frequenc...
流行科技 GD32 MCU
How to Evaluate FPGA Resources Required
Without any experience, how can I count the number of logic cells (FF and LUT), RAM blocks, multipliers, PLLs, clock distributors, clock resources, global resources, number of IO pins, special IO (hig...
Maxwell_CZH FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 371  16  278  2457  1986  8  1  6  50  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号