EEWORLDEEWORLDEEWORLD

Part Number

Search

5SGXEB6R2F43I3LN

Description
FPGA - Field Programmable Gate Array FPGA - Stratix V GX 2660 LABS 600 IOs
Categorysemiconductor    Programmable logic devices   
File Size812KB,23 Pages
ManufacturerAltera (Intel)
Download Datasheet Parametric View All

5SGXEB6R2F43I3LN Online Shopping

Suppliers Part Number Price MOQ In stock  
5SGXEB6R2F43I3LN - - View Buy Now

5SGXEB6R2F43I3LN Overview

FPGA - Field Programmable Gate Array FPGA - Stratix V GX 2660 LABS 600 IOs

5SGXEB6R2F43I3LN Parametric

Parameter NameAttribute value
Product CategoryFPGA - Field Programmable Gate Array
ManufacturerAltera (Intel)
RoHSDetails
ProductStratix V GX
Number of Logic Elements597000
Number of Logic Array Blocks - LABs225400
Number of I/Os600 I/O
Operating Supply Voltage850 mV
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Mounting StyleSMD/SMT
Package / CaseFBGA-1760
PackagingTray
Data Rate14.1 Gb/s
Embedded Block RAM - EBR6.88 Mbit
Moisture SensitiveYes
Number of Transceivers66 Transceiver
Factory Pack Quantity12
Total Memory58.88 Mbit
2015.10.01
Stratix V Device Overview
Subscribe
Send Feedback
SV51001
Altera’s 28-nm Stratix
®
V FPGAs include innovations such as an enhanced core architecture, integrated
transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual
property (IP) blocks.
With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices optimized for:
• Bandwidth-centric applications and protocols, including PCI Express
®
(PCIe
®
) Gen3
• Data-intensive applications for 40G/100G and beyond
• High-performance, high-precision digital signal processing (DSP) applications
Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of
applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-
risk, low-cost path to HardCopy
®
V ASICs.
Related Information
Stratix V Device Handbook: Known Issues
Lists the planned updates to the
Stratix V Device Handbook
chapters.
Stratix V Family Variants
The Stratix V device family contains the GT, GX, GS, and E variants.
Stratix V GT
devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications
that require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communica‐
tions systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and
GX channels, respectively.
Stratix V GX
devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These
transceivers also support backplane and optical interface applications. These devices are optimized for
high-performance, high-bandwidth applications such as 40G/100G optical transport, packet processing,
and traffic management found in wireline, military communications, and network test equipment
markets.
Stratix V GS
devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18
or 1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps
data rate capability. These transceivers also support backplane and optical interface applications. These
devices are optimized for transceiver-based DSP-centric applications found in wireline, military,
broadcast, and high-performance computing markets.
2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html.
Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
©
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134
[Boliu BL606P audio and video development board] ADC test-virtual oscilloscope Demo
PrefaceIn the previous article, we tested IO, and this article continues the ADC interface test. We can collect ADC values and print them from the serial port, and then the PC receives the printed val...
qinyunti XuanTie RISC-V Activity Zone
[Sipeed BL808 all-round board] - Image processing test routine - tinymaix_mnist_demo
# 2.2 Image processing test routine - tinymaix_mnist_demo Tinymaix is an open source super lightweight neural network inference library for microcontrollers developed by Sipeed. This library does not ...
IC爬虫 Domestic Chip Exchange
[Boliu BL606P audio and video development board] PWM test-breathing light effect realization
Preface In this article, we continue the interface test, test the PWM output, test its frequency and duty cycle settings, and use PWM to control the LED to achieve the effect of a breathing light. pro...
qinyunti XuanTie RISC-V Activity Zone
[Boliu BL606P audio and video development board] coremark benchmark performance test
Preface According to the evaluation plan, we will conduct performance testing in this article. There are many types of CPU benchmark performance tests, the most common one is coremark, and we will use...
qinyunti XuanTie RISC-V Activity Zone
ESP32-C6 has a development board, where is C5?
I have been paying attention to the 2.4GHz and 5GHz dual-band WiFi of ESP32-C5. Now that ESP32-C6 has a development board, why is ESP32-C5 not yet in mass production? Does anyone have any gossip?...
buildele RF/Wirelessly
Why does a strange waveform appear in the RC coupled common emitter amplifier circuit?
When I was simulating the saturation distortion of the RC coupled common emitter amplifier circuit, I found a strange waveform as shown in the figure below:In the above figure, when R1 is adjusted to ...
Celefor Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 553  2711  1277  2664  1352  12  55  26  54  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号