EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT71V65703S75BG

Description
256K X 36 ZBT SRAM, 8.5 ns, PBGA119
Categorystorage   
File Size498KB,26 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

IDT71V65703S75BG Overview

256K X 36 ZBT SRAM, 8.5 ns, PBGA119

IDT71V65703S75BG Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals119
Maximum operating temperature85 Cel
Minimum operating temperature-40 Cel
Maximum supply/operating voltage3.46 V
Minimum supply/operating voltage3.14 V
Rated supply voltage3.3 V
maximum access time8.5 ns
Processing package description14 X 22 MM, PLASTIC, MS-026AA, BGA-119
stateACTIVE
CraftsmanshipCMOS
packaging shapeRECTANGULAR
Package SizeGRID ARRAY
surface mountYes
Terminal formBALL
Terminal spacing1.27 mm
terminal coatingTIN LEAD
Terminal locationBOTTOM
Packaging MaterialsPLASTIC/EPOXY
Temperature levelINDUSTRIAL
memory width36
organize256K X 36
storage density9.44E6 deg
operating modeSYNCHRONOUS
Number of digits262144 words
Number of digits256K
Memory IC typeZBT SRAM
serial parallelPARALLEL
256K x 36, 512K x 18
3.3V Synchronous ZBT™ SRAMs
3.3V I/O, Burst Counter
Flow-Through Outputs
Features
256K x 36, 512K x 18 memory configurations
Supports high performance system speed - 100 MHz
(7.5 ns Clock-to-Data Access)
ZBT
TM
Feature - No dead cycles between write and read
cycles
Internally synchronized output buffer enable eliminates the
need to control
OE
Single R/W (READ/WRITE) control pin
4-word burst capability (Interleaved or linear)
Individual byte write (BW
1
-
BW
4
) control (May tie active)
Three chip enables for simple depth expansion
3.3V power supply (±5%)
3.3V (±5%) I/O Supply (V
DDQ
)
Power down controlled by ZZ input
Packaged in a JEDEC standard 100-pin plastic thin quad
flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch
ball grid array (fBGA).
IDT71V65703
IDT71V65903
x
x
x
x
x
x
x
x
x
x
x
x
Description
The IDT71V65703/5903 are 3.3V high-speed 9,437,184-bit
(9 Megabit) synchronous SRAMs organized as 256K x 36 / 512K x 18.
They are designed to eliminate dead bus cycles when turning the bus
around between reads and writes, or writes and reads. Thus they have
been given the name ZBT
TM
, or Zero Bus Turnaround.
Address and control signals are applied to the SRAM during one clock
cycle, and on the next clock cycle the associated data cycle occurs, be it
read or write.
The IDT71V65703/5903 contain address, data-in and control signal
registers. The outputs are flow-through (no output data register). Output
enable is the only asynchronous signal and can be used to disable the
outputs at any given time.
A Clock Enable (CEN) pin allows operation of the IDT71V65703/5903
tobesuspendedaslongasnecessary.Allsynchronousinputsareignoredwhen
CEN
is high and the internal device registers will hold their previous values.
There are three chip enable pins (CE
1
, CE
2
,
CE
2
) that allow the
user to deselect the device when desired. If any one of these three is not
asserted when ADV/LD is low, no new memory operation can be initiated.
However, any pending data transfers (reads or writes) will be completed.
The data bus will tri-state one cycle after the chip is deselected or a write
is initiated.
The IDT71V65703/5903 have an on-chip burst counter. In the burst
mode, the IDT71V65703/5903 can provide four cycles of data for a single
address presented to the SRAM. The order of the burst sequence is
defined by the
LBO
input pin. The
LBO
pin selects between linear and
interleaved burst sequence. The ADV/LD signal is used to load a new
external address (ADV/LD = LOW) or increment the internal burst counter
(ADV/LD = HIGH).
The IDT71V65703/5903 SRAMs utilize IDT’s latest high-performance
CMOS process and are packaged in a JEDEC Standard 14mm x 20mm 100-
pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA) and a 165
fine pitch ball grid array (fBGA).
Pin Description Summary
A
0
-A
18
CE
1
, CE
2
,
CE
2
OE
R/W
CEN
BW
1
,
BW
2
,
BW
3
,
BW
4
CLK
ADV/LD
LBO
ZZ
I/O
0
-I/O
31
, I/O
P1
-I/O
P4
V
DD
, V
DDQ
V
SS
Address Inputs
Chip Enables
Output Enable
Read/Write Signal
Clock Enable
Individual Byte Write Selects
Clock
Advance Burst Address/Load New Address
Linear/Interleaved Burst Order
Sleep Mode
Data Input/Output
Core Power, I/O Power
Ground
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
I/O
Supply
Supply
Synchronous
Synchronous
Asynchronous
Synchronous
Synchronous
Synchronous
N/A
Synchronous
Static
Asynchronous
Synchronous
Static
Static
5298 tbl 01
ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc. and the architecture is supported by Micron Technology and Motorola, Inc.
DECEMBER 2002
DSC-5298/03
1
©2002 Integrated Device Technology, Inc.
There will be layoffs after the Chinese New Year.
I am very happy during the Chinese New Year, but after the Chinese New Year many companies will lay off employees. What do you think? Many companies in Shanghai are actively laying off employees. I am...
maoshen Talking
Good resources of the week (PCB category) - the first week of May
[url=https://download.eeworld.com.cn/detail/wyzamazon/8081]FPM_0.080 package generator[/url] [url=https://download.eeworld.com.cn/detail/%E5%B0%8F%E5%B0%8F%E8%99%BE/551875]35 classic analog circuit si...
okhxyyo PCB Design
Has ee been hacked?
Why are you posting so much nonsense?...
yangxf1217 Talking
Python 3.10 released with many improvements
Python 3.10 has been released as the latest major update to the official implementation of this widely used programming language. Python 3.10 brings support for argument specification variables, preci...
dcexpert MicroPython Open Source section
How to write software that can directly access hardware under wince6.0?
How to write software that can directly access hardware under wince6.0? In the past, it was easy to do it under wince5.0 using MmMapIoSpace. But under wince6.0, the application and driver are no longe...
slevin Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 274  1035  1838  318  756  6  21  37  7  16 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号