Z8523010PSG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> Z8523010PSG

Z8523010PSG: DescriptionNetwork Controller u0026 Processor ICs 10MHz ESCC; CategoryThe embedded processor and controller Microcontrollers and processors; File Size798KB，118 Pages; ManufacturerZilog, Inc.; Websitehttps://www.zilog.com/; Environmental Compliance

Download Datasheet Parametric View All

Z8523010PSG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	Z8523010PSG	-	-	View	Buy Now

Z8523010PSG Overview

Network Controller u0026 Processor ICs 10MHz ESCC

Z8523010PSG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Zilog, Inc.
Objectid	2097698551
Parts packaging code	DIP
package instruction	DIP, DIP40,.6
Contacts	40
Reach Compliance Code	unknown
compound_id	884759
Other features	MODEM CONTROL I/OS USABLE AS GENERAL PURPOSE I/OS; 10 X 19 FRAME STATUS FIFO
Address bus width
boundary scan	NO
Bus compatibility	Z-BUS
maximum clock frequency	10 MHz
letter of agreement	ASYNC, BIT; SYNC, HDLC; SYNC, SDLC; BISYNC
Data encoding/decoding methods	NRZ; NRZI; BIPH-MARK(FM1); BIPH-SPACE(FM0); BIPH-LEVEL(MANCHESTER)
Maximum data transfer rate	0.3125 MBps
External data bus width	8
JESD-30 code	R-PDIP-T40
JESD-609 code	e3
length	52.325 mm
low power mode	NO
Number of DMA channels
Number of I/O lines
Number of serial I/Os	2
Number of terminals	40
On-chip data RAM width
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP40,.6
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Certification status	Not Qualified
RAM (number of words)	0
Maximum seat height	4.24 mm
Maximum slew rate	12 mA
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Matte Tin (Sn)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	15.24 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, SERIAL

Preview

Download Datasheet

View All

Z80230/Z85230/L

Enhanced Serial

Communications Controller

Product Specification

PS005308-0609

www.zilog.com

Z80230/Z85230/L

Product Specification

Table of Contents

Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . iii

Table of Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . iv

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Pin Descriptions 1

Pins Common to Both Z85230/L and Z80230 . . . . . . . . . . . . . . . . . . . . . . . . 4

Pin Descriptions Exclusive to the Z85230/L . . . . . . . . . . . . . . . . . . . . . . . . . 6

Pin Descriptions Exclusive to the Z80230 . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Functional Description 8

Input/Output Capabilities . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

ESCC Data Communications Capabilities . . . . . . . . . . . . . . . . . . . . . . . . . 15

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Z80230/Z85230/L Enhancements 22

4-Byte Transmit FIFO Buffer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

8-Byte Receive FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

Write Register 7 PRIME (WR7’) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

CRC Reception in SDLC Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

TxD Forced High in SDLC with NRZI Encoding When Marking Idle . . . . . . 26

Improved Transmit Interrupt Handling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

DPLL Counter Tx Clock Source . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

Read Register 0 Status Latched During Read Cycle . . . . . . . . . . . . . . . . . 27

Software Interrupt Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

Fast SDLC Transmit Data Interrupt Response . . . . . . . . . . . . . . . . . . . . . . 28

SDLC FIFO Frame Status Enhancement . . . . . . . . . . . . . . . . . . . . . . . . . . 28

FIFO Enable/Disable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

FIFO Read Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

FIFO Write Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

SDLC Status FIFO Anti-Lock Feature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Programming 32

Initializing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

Write Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

Read Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Z80230 Interface Timing 70

Z80230 Write Cycle Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70

Z80230 Read Cycle Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71

Z80230 Interrupt Acknowledge Cycle Timing . . . . . . . . . . . . . . . . . . . . . . . 71

Z85230/L Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72

Z85230/L Read Cycle Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73

PS005308-0609

Table of Contents

Z80230/Z85230/L

Product Specification

Z85230/L Write Cycle Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73

Z85230/L Interrupt Acknowledge Cycle Timing . . . . . . . . . . . . . . . . . . . . . . 74

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Electrical Characteristics 75

Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75

Standard Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75

Capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76

Miscellaneous . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76

DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77

AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78

Z85230/L AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Z80230/Z85230/L Errata 99

IUS Problem Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99

IUS Problem Solutions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100

RTS Problem Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101

RTS Problem Solutions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102

Automatic TxD Forced High Problem Description . . . . . . . . . . . . . . . . . . . 102

Automatic TxD Forced High Problem Solutions . . . . . . . . . . . . . . . . . . . . 103

SDLC FIFO Overflow Problem Description . . . . . . . . . . . . . . . . . . . . . . . . 103

SDLC FIFO Overflow Problem Solution . . . . . . . . . . . . . . . . . . . . . . . . . . 103

Default RR0 Value Problem Description . . . . . . . . . . . . . . . . . . . . . . . . . . 103

Default RR0 Value Problem Solution . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103

Default RR10 Value Problem Description . . . . . . . . . . . . . . . . . . . . . . . . . 104

Default RR10 Value Problem Solution . . . . . . . . . . . . . . . . . . . . . . . . . . . 104

CRC Problem Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104

CRC Problem Solution . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Package Information 105

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Ordering Information 107

Z8523L (3.3V) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107

Z85230 (5V) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107

Part Number Suffix Designation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108

Customer Support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112

Index . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108

PS005308-0609

Table of Contents

Recommended Resources

TDA7264 power amplifier circuit diagram

Synchronous motor excitation device circuit

High-fidelity AM wireless microphone circuit

Resistor-Voltage Conversion Circuit

E1648 voltage controlled oscillator circuit diagram

Broadband amplifier

Some questions about the MemCopy function: I have seen some projects posted by experts. The memcopy function is usually in the DSP2802x_MemCopy.c file. I searched in controlsuit and found that this file is only in versions before V200. If I wa...; jetlin1992 Microcontroller MCU

Talk about the role of mind mapping and share excellent mind mapping: Mind map is also called mind map (MIND MAP), [color=#333333][backcolor=rgb(255, 255, 255)][size=14px]Its founder is Tony Buzan[/size][/backcolor][/color]. Mind map is an effective graphic thinking too...; baiweihu Download Centre

Does anyone know how to draw an antenna in a PCB?: I want to draw an antenna on a PCB board recently, but I don’t know how to draw it. Can anyone send me a schematic diagram?...; Ivanka PCB Design

Analysis of the seven characteristics of my country's automotive electronics industry: Automotive electronic information products are a large market, which will grow by 7% annually, and the market for vehicle telematics systems will reach 20 billion US dollars. According to the Auto Pro...; ZYXWVU Automotive Electronics

[Me and WEBENCH] High-performance TMS320VC5416+CPLD data acquisition card power supply design (physical comparison): [i=s] This post was last edited by fengye5340 on 2014-1-13 13:29 [/i] [align=left][size=4][color=Blue][b][font=宋体][size=14.0pt] [Solution Introduction] [/size][/font][/b][/color][/size][/align][align=...; fengye5340 Analogue and Mixed Signal

Has anyone used the STM32F103XC timer TIM5?: Why can't I use the timer 5 of the STM32F103XC?The same program works fine when I change it to TIM2, TIM3, and TIM4, but it doesn't work when I change it to TIM5?Has anyone used TIM5?...; wwp stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components