EEWORLDEEWORLDEEWORLD

Part Number

Search

399400623

Description
Barrier Strip Terminal Block, 15A, 2.5mm2, 2 Row(s), 1 Deck(s),
CategoryThe connector    terminals   
File Size263KB,2 Pages
ManufacturerMolex
Websitehttps://www.molex.com/molex/home
Environmental Compliance
Download Datasheet Parametric View All

399400623 Overview

Barrier Strip Terminal Block, 15A, 2.5mm2, 2 Row(s), 1 Deck(s),

399400623 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerMolex
Reach Compliance Codeunknown
Other featuresNYLON 6.6, 94V-0, PANEL MOUNT, POLARIZED
Fastening methodSCREW
Installation typeCABLE
Number of layers1
Rows2
Number of channels23
Rated current15 A
Rated voltage300 V
safety certificateUL
Terminal and terminal strip typesBARRIER STRIP TERMINAL BLOCK
Conductor cross section2.5 mm2
Wire gauge12 AWG
Base Number Matches1
Basic steps for inverter debugging
1. No-load power-on test of the inverter 11 Ground the ground terminal of the inverter. 21 Connect the power input terminal of the inverter to the power supply through the leakage protection switch. 3...
comeon365 Industrial Control Electronics
MSP430 MCU controls IO port operation - LED flashes.doc
MSP430 entry-level routine!...
wpdy Microcontroller MCU
Image Acquisition and Recognition System Based on TMS320VC5509A
Image Acquisition and Recognition System Based on TMS320VC5509A...
shaomingyi DSP and ARM Processors
[Rawpixel RVB2601 development board trial experience] 4. General hardware timer test
4. General Hardware Timer TestWhen using an operating system, if some tasks are performed in a software dead-wait manner, the system efficiency will inevitably be affected. Therefore, some slow period...
gs001588 XuanTie RISC-V Activity Zone
ADC, after 32 conversions, the digital tube stops displaying. What's the problem?
[i=s]This post was last edited by dontium on 2015-1-23 12:51[/i]/******************************************* ADC conversion channel port is P1.1. When the analog value of this program is greater than ...
flyingheartt Analogue and Mixed Signal
Ask a question about Verilog
I am a FPGA newbie, and now I have a Verilog question I would like to ask For example, there is an input data input [16:0] REG For ease of use, I now want to disassemble REG, such as a = REG[16:8]; b ...
littleshrimp FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 807  1715  2036  2505  2911  17  35  41  51  59 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号