5962-8956705ZA datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> 5962-8956705ZA

5962-8956705ZA: DescriptionFIFO 2KX9 BIT PARALLEL CMOS FIF; Categorystorage; File Size299KB，14 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric View All

5962-8956705ZA Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	5962-8956705ZA	-	-	View	Buy Now

5962-8956705ZA Overview

FIFO 2KX9 BIT PARALLEL CMOS FIF

5962-8956705ZA Parametric

Parameter Name	Attribute value
Product Category	FIFO
Manufacturer	IDT (Integrated Device Technology, Inc.)
RoHS	No
Supply Voltage - Max	5.5 V
Supply Voltage - Min	4.5 V
Package / Case	LCC-32
Packaging	Tube
Height	1.78 mm
Length	11.4 mm
Factory Pack Quantity	35
Width	13.97 mm

Preview

Download Datasheet

View All

CMOS ASYNCHRONOUS FIFO

2,048 x 9, 4,096 x 9

8,192 x 9, 16,384 x 9

32,768 x 9 and 65,536 x 9

IDT7203

IDT7204

IDT7205

IDT7206

IDT7207

IDT7208

FEATURES:

•

First-In/First-Out Dual-Port memory

2,048 x 9 organization (IDT7203)

4,096 x 9 organization (IDT7204)

8,192 x 9 organization (IDT7205)

16,384 x 9 organization (IDT7206)

32,768 x 9 organization (IDT7207)

65,636 x 9 organization (IDT7208)

High-speed: 12ns access time

Low power consumption

— Active: 660mW (max.)

— Power-down: 44mW (max.)

Asynchronous and simultaneous read and write

Fully expandable in both word depth and width

720x family is pin and functionally compatible from 256 x 9 to 64k x 9

Status Flags: Empty, Half-Full, Full

Retransmit capability

High-performance CMOS technology

Military product compliant to MIL-STD-883, Class B

Standard Military Drawing for #5962-88669 (IDT7203), 5962-89567

(IDT7203), and 5962-89568 (IDT7204) are listed on this function

Industrial temperature range (–40°C to +85°C) is available

(plastic packages only)

Green parts available, see ordering information

DESCRIPTION:

The IDT7203/7204/7205/7206/7207/7208 are dual-port memory buffers

with internal pointers that load and empty data on a first-in/first-out basis. The

device uses Full and Empty flags to prevent data overflow and underflow and

expansion logic to allow for unlimited expansion capability in both word size and

depth.

Data is toggled in and out of the device through the use of the Write (W) and

Read (R) pins.

The device's 9-bit width provides a bit for a control or parity at the user’s

option. It also features a Retransmit (RT) capability that allows the read pointer

to be reset to its initial position when

is pulsed LOW. A Half-Full Flag is

available in the single device and width expansion modes.

These FIFOs are fabricated using high-speed CMOS technology. They

are designed for applications requiring asynchronous and simultaneous read/

writes in multiprocessing, rate buffering and other applications.

Military grade product is manufactured in compliance with MIL-STD-883,

Class B.

FUNCTIONAL BLOCK DIAGRAM

DATA INPUTS

-D

)

WRITE

CONTROL

WRITE

POINTER

RAM ARRAY

2,048 x 9

4,096 x 9

8,192 x 9

16,384 x 9

32,768 x 9

65,536 x 9

READ

POINTER

THREE-

STATE

BUFFERS

READ

CONTROL

FLAG

LOGIC

DATA OUTPUTS

-Q

)

RESET

LOGIC

FL/RT

EXPANSION

LOGIC

XO/HF

2661 drw01

IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.

COMMERCIAL, MILITARY AND INDUSTRIAL TEMPERATURE RANGES

JUNE 2012

DSC-2661/18

Recommended Resources

Do you know about the dual-mode power monitoring IC that maximizes system performance?

Light-controlled street light circuit using NE555 (2)

Current expansion buck regulator circuit diagram

Discrete undervoltage alarm circuit

TV antenna timing automatic switching circuit

Electric contact control circuit

RMS calculation of non-sinusoidal signal in FPGA?: Due to project requirements, I need to find the effective value of a digital sine wave signal with many harmonics. The method I have thought of now is to collect the signal, filter the high-order harm...; eeleader FPGA/CPLD

LED Applications-1 Line Control & AN033: [i=s]This post was last edited by dontium on 2015-1-23 13:13[/i]LED Application Manual1-wire control – eliminates microprocessor control of LED drivers AN033 -- Converting the RF Flash LED Software Ex...; 德州仪器 Analogue and Mixed Signal

The top ten bad behaviors that men should not have: 1. Make a V sign when taking a photo: Oh my god, please save this old-fashioned person! Even if you stand like a wooden stake. 2. Idol worship: There are no idols anymore, only "objects to vomit". 3. ...; simonprince Talking

STM8S103 read protection drives me crazy: I made 6 samples for the customer, burned the software with STVP, and selected the READONLY protection option.A few days ago, the customer sent 6 boards to me for modification. It turned out that 4 bo...; ljxh401 stm32/stm8

An error in running Nios IDE: When the LED marquee program in IDE is running, the following error message always appears: nios2-terminal: connected to hardware target using JTAG UART on cable nios2-terminal: "USB-Blaster [USB-0]",...; hd12 Embedded System

ADAS3022 ADC chip problem: I want to use ADAS3022 to design and support 8 differential analog inputs + 5 single-ended analog inputs. After reading the data sheet, I don't know how to use one chip to realize 8 differential and 5...; perhas ADI Reference Circuit

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components