EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4Q001EG-0015CDI

Description
Programmable Oscillators PROGRAMMABLE 5X7 OSCILLATOR
CategoryPassive components   
File Size163KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

8N4Q001EG-0015CDI Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4Q001EG-0015CDI - - View Buy Now

8N4Q001EG-0015CDI Overview

Programmable Oscillators PROGRAMMABLE 5X7 OSCILLATOR

8N4Q001EG-0015CDI Parametric

Parameter NameAttribute value
Product CategoryProgrammable Oscillators
ManufacturerIDT (Integrated Device Technology, Inc.)
RoHSNo
ProductXO
Package / Case7 mm x 5 mm x 1.55 mm
Length7 mm
Width5 mm
PackagingTube
Factory Pack Quantity364
Unit Weight0.006562 oz
Quad-Frequency Programmable XO IDT8N4Q001 REV G
DATA SHEET
General Description
The IDT8N4Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum high clock frequency and low phase noise performance.
The device accepts 2.5V or 3.3V supply and is packaged in a small,
lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N4Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to four
independent PLL divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVDS clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
GND 3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
DD
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N4Q001
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4Q001GCD
REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
[Home smart lighting control and indoor environment monitoring system]--4. [RSL10] I2C control PCA9685 PWM output
I have been working on PWM output issues for the past two weeks, mainly to familiarize myself with and port ARM's CMSIS library. I encountered many problems during the whole process, and I would like ...
传媒学子 onsemi and Avnet IoT Innovation Design Competition
Chess clock based on cpld
1. Design Task: Design and make a timing system for chess competitions. The functional requirements are as follows: 1. The timing clock can respectively complete the timing of the specified time for A...
agiculture FPGA/CPLD
MPLAB Harmony Learning Part 3 - Creating a Harmony Project
[font=微软雅黑][size=5]This article is transferred from Microchip Wheat Field Forum——Author: chongcw[/size][/font] [font=Arial][color=rgb(0, 0, 0)][font=Arial][size=3][color=rgb(0, 0, 0)][size=3] [/size][...
橙色凯 Microchip MCU
Friends who have used parallel ports, I have encountered a strange problem. Can you help me find out?
I use the parallel port to simulate the SPI port and send commands to the device. I use the winio dynamic library, 2 to simulate scld, pin 4 is si and pin 15 is so. When simulating, there is no proble...
狂简 Embedded System
ZigBee Learning Notes_osal_nv_init()
[p=26, null, left][color=#000][font=Arial]The New Year is over, and I can continue to study. The progress is so slow. Today I will look at the osal_nv_init() function. The code is very simple as follo...
wateras1 RF/Wirelessly
stm32 orthogonal encoding program
[i=s]This post was last edited by weizhongc on 2015-7-27 09:54[/i] [code]void ENC_Init(void) { TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure; TIM_ICInitTypeDef TIM_ICInitStructure; GPIO_InitTypeDef GP...
weizhongc stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1240  2647  1493  833  87  25  54  31  17  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号