EEWORLDEEWORLDEEWORLD

Part Number

Search

GS72108ATP-12I

Description
256K X 8 STANDARD SRAM, 12 ns, PDSO44
Categorystorage   
File Size216KB,12 Pages
ManufacturerETC
Download Datasheet Parametric View All

GS72108ATP-12I Overview

256K X 8 STANDARD SRAM, 12 ns, PDSO44

GS72108ATP-12I Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals44
Minimum operating temperature-40 Cel
Maximum operating temperature85 Cel
Rated supply voltage3.3 V
Minimum supply/operating voltage3 V
Maximum supply/operating voltage3.6 V
Processing package description0.400 INCH, ROHS COMPLIANT, TSOP2-44
each_compliYes
EU RoHS regulationsYes
stateActive
ccess_time_max12 ns
jesd_30_codeR-PDSO-G44
jesd_609_codee3
storage density2.10E6 bi
Memory IC typeSTANDARD SRAM
memory width8
moisture_sensitivity_level3
Number of digits262144 words
Number of digits256K
operating modeASYNCHRONOUS
organize256KX8
Packaging MaterialsPLASTIC/EPOXY
ckage_codeTSOP2
packaging shapeRECTANGULAR
Package SizeSMALL OUTLINE, THIN PROFILE
serial parallelPARALLEL
eak_reflow_temperature__cel_260
qualification_statusCOMMERCIAL
seated_height_max1.2 mm
surface mountYES
CraftsmanshipCMOS
Temperature levelINDUSTRIAL
terminal coatingPURE MATTE TIN
Terminal formGULL WING
Terminal spacing0.8000 mm
Terminal locationDUAL
ime_peak_reflow_temperature_max__s_NOT SPECIFIED
length18.41 mm
width10.16 mm
GS72108ATP/J
SOJ, TSOP
Commercial Temp
Industrial Temp
Features
• Fast access time: 7, 8, 10, 12 ns
• CMOS low power operation: 135/115/95/80 mA at minimum
cycle time
• Single 3.3 V power supply
• All inputs and outputs are TTL-compatible
• Fully static operation
• Industrial Temperature Option: –40° to 85°C
• Package line up
J: 400 mil, 36-pin SOJ package
TP: 400 mil, 44-pin TSOP Type II package
GP:Pb-free 400 mil, 44-pin TSOP Type II package
• Pb-Free TSOP-II package available
A
4
A
3
A
2
A
1
A
0
CE
DQ
1
DQ
2
V
DD
V
SS
DQ
3
DQ
4
WE
A
17
A
16
A
15
A
14
A
13
256K x 8
2Mb Asynchronous SRAM
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
7, 8, 10, 12 ns
3.3 V V
DD
Center V
DD
and V
SS
SOJ 256K x 8-Pin Configuration
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
NC
A
5
A
6
A
7
A
8
OE
DQ
8
DQ
7
V
SS
V
DD
DQ
6
DQ
5
A
9
A
10
A
11
A
12
NC
NC
36-pin
400 mil SOJ
Description
The GS72108A is a high speed CMOS Static RAM organized
as 262,144 words by 8 bits. Static design eliminates the need
for external clocks or timing strobes. The GS operates on a
single 3.3 V power supply and all inputs and outputs are TTL-
compatible. The GS72108A is available in 400 mil SOJ and
400 mil TSOP Type-II packages.
Package J
Pin Descriptions
Symbol
A
0
–A
17
DQ
1
–DQ
8
CE
WE
OE
V
DD
V
SS
NC
Description
Address input
Data input/output
Chip enable input
Write enable input
Output enable input
+3.3 V power supply
Ground
No connect
Rev: 1.05 10/2004
1/12
© 2001, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1065  1545  1862  1706  2629  22  32  38  35  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号