EEWORLDEEWORLDEEWORLD

Part Number

Search

NJM2573SE4

Description
LOW VOLTAGE 3ch VIDEO AMPLIFIER WITH LPF
File Size72KB,3 Pages
ManufacturerNew JRC
Websitehttps://www.njr.com
Download Datasheet Compare View All

NJM2573SE4 Overview

LOW VOLTAGE 3ch VIDEO AMPLIFIER WITH LPF

NJM2573
PRELIMINARY
LOW VOLTAGE 3ch VIDEO AMPLIFIER WITH LPF
s
GENERAL DESCRIPTION
The NJM2573
is a Low Voltage 3ch Video Amplifier with LPF.
Internal 75Ω driver is easy to connect TV monitor directly.
The NJM2573
corresponds to a clamp and bias inputs, and
selection of a clamp/ bias is possible for one circuit, and it
corresponds to various video signals.
The NJM2573
features low power and small package, and
is suitable for low power design on downsizing of DVC.
sFEATURES
q
Operating Voltage
q
Input type
s
PACKAGE OUTLINE
NJM2573SE4
2.8 to 5.5V
Vin1: CLAMP
Vin2: CLAMP/ BIAS
Vin3: BIAS
q
Internal 75Ω Driver Circuit (2-system drive)
q
Internal LPF
q
Internal Power Saving Circuit
q
Bipolar Technology
q
Package Outline
PCSP16
sBLOCK
DIAGRAM
Vcc
16
15
14
13
6dB
Vin1
LPF
CLAMP
6dB
Vin2
LPF
75ΩDriv er
Vout1
1
2
Vsag
1
12
11
10
9
75ΩDriv er
Vout2
3
4
CLAMP/BIAS
SW
Vsag
2
5
CLAMP
BIAS
6dB
Vin3
LPF
75ΩDriv er
Vout3
6
7
8
BIAS
GND
Power Sav e
1. Vin1
2. Power Save
3. Vin2
4. NC
5. GND1
6. Vin3
7. CLAMP/BIAS SW
8. Vout3
9. GND2
10. Vout2
11. Vsag2
+
12. V 2
13. Vout1
14. Vsag1
15. NC
+
16. V 1
Ver.1
-1-

NJM2573SE4 Related Products

NJM2573SE4 NJM2573
Description LOW VOLTAGE 3ch VIDEO AMPLIFIER WITH LPF LOW VOLTAGE 3ch VIDEO AMPLIFIER WITH LPF
How to evaluate the low power consumption of FPGA?
Recently, everyone is analyzing the data on FPGA low power consumption.I'll join in the fun,Let’s discuss with you how to define low power consumption of FPGA.To be honest, I didn’t pay much attention...
wstt FPGA/CPLD
Analysis of the "Signal" topic in the National College Student Electronics Contest
1. Previous " Signal Source " Competition Topics In the 11th National Undergraduate Electronic Design Competition, there were only five signal source questions [ 1] : ①Signal Generator (8th session , ...
宋元浩 Electronics Design Contest
Matlab Lesson 4 - Polynomial Arrays
Setting ranges and drawing! [[i] This post was last edited by gaoxiao on 2009-6-12 14:20 [/i]]...
gaoxiao Microcontroller MCU
Xilinx clock management
Hello everyone! How do you manage the clock in ise?...
applelonger FPGA/CPLD
Find the right solution
Hello everyone, I am looking for an ARM solution, Ubuntu system, CPU can be 6410 or other, need a full set of information, preferably a ready-made solution, which can be used with a little modificatio...
tryagain1 Linux and Android
I have just started learning Cadence Virtuoso and found that as long as the schematic diagram appears in the parallel inductor simulation, an error will be reported.
I have just started learning Cadence Virtuoso, and I found that whenever there is a parallel inductor simulation in the schematic diagram, it will report an error that the parallel inductor forms a sh...
非标准理工男 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1879  786  989  1165  135  38  16  20  24  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号