EEWORLDEEWORLDEEWORLD

Part Number

Search

GS8330DW36C-200I

Description
Double Late Write SigmaRAM
File Size580KB,30 Pages
ManufacturerETC
Download Datasheet View All

GS8330DW36C-200I Overview

Double Late Write SigmaRAM

Preliminary
GS8330DW36/72C-250/200
209-Bump BGA
Commercial Temp
Industrial Temp
36Mb
Σ
1x1Dp CMOS I/O
Double Late Write SigmaRAM™
200 MHz–250 MHz
1.8 V V
DD
1.8 V I/O
Features
• Double Late Write mode, Pipelined Read mode
• JEDEC-standard SigmaRAM
pinout and package
• 1.8 V +150/–100 mV core power supply
• 1.8 V CMOS Interface
• ZQ controlled user-selectable output drive strength
• Dual Cycle Deselect
• Burst Read and Write option
• Fully coherent read and write pipelines
• Echo Clock outputs track data output drivers
• Byte write operation (9-bit bytes)
• 2 user-programmable chip enable inputs
• IEEE 1149.1 JTAG-compliant Serial Boundary Scan
• 209-bump, 14 mm x 22 mm, 1 mm bump pitch BGA package
• Pin-compatible with future 72Mb and 144Mb devices
Key Fast Bin Specs
Cycle Time
Access Time
Symbol
tKHKH
tKHQV
-250
4.0 ns
2.1 ns
Bottom View
209-Bump, 14 mm x 22 mm BGA
1 mm Bump Pitch, 11 x 19 Bump Array
Functional Description
Because SigmaRAMs are synchronous devices, address data
inputs and read/write control inputs are captured on the rising
edge of the input clock. Write cycles are internally self-timed
and initiated by the rising edge of the clock input. This feature
eliminates complex off-chip write pulse generation required by
asynchronous SRAMs and simplifies input signal timing.
Σ
RAMs support pipelined reads utilizing a rising-edge-
triggered output register. They also utilize a Dual Cycle
Deselect (DCD) output deselect protocol.
SigmaRAM Family Overview
GS8330DW36/72 SigmaRAMs are built in compliance with
the SigmaRAM pinout standard for synchronous SRAMs.
They are 37,748,736-bit (36Mb) SRAMs. This family of wide,
very low voltage CMOS I/O SRAMs is designed to operate at
the speeds needed to implement economical high performance
networking systems.
Σ
RAMs are offered in a number of configurations including
Late Write, Double Late Write, and Double Data Rate (DDR).
The logical differences between the protocols employed by
these RAMs mainly involve various approaches to write
cueing and data transfer rates. The
ΣRAM
family standard
allows a user to implement the interface protocol best suited to
the task at hand.
Σ
RAMs are implemented with high performance CMOS
technology and are packaged in a 209-bump BGA.
Rev: 1.00 6/2003
1/30
© 2003, GSI Technology, Inc.
Specifications cited are design targets and are subject to change without notice. For latest documentation contact your GSI representative.
What is the name of the STM32 CAN chip? Is it produced by ST itself?
The one produced by Philips is called SJA1000, so what is the name of CAN used by STM32?...
ysxp stm32/stm8
Why does 8086 use time-division multiplexing? What are the benefits of this?
Why does 8086 use time-division multiplexing? What are the benefits of this?...
killer302vs Embedded System
C language statement analysis
TI_UART_transmit_callback(&UCA0TXBUF); Then define as follows: void (*TI_UART_transmit_callback)(unsigned char volatile *send_next); How to interpret the grammatical structure of this sentence? What i...
火火山 51mcu
Received the board and posted the [Qinheng RISC-V core CH582] development board
I received the board and I'll show it off first. I thought it was an LQFP package, but it turned out not to be. It was too hard to solder it myself, so I was a little disappointed. The board was solde...
kangkls Domestic Chip Exchange
Newbie, please help, why can't the simulation be done?
This is an octal counter, the code is as follows:module counter_8 (clock,clear,q);input clock, clear;output[2:0] q;reg[2:0] q;always @(posedge clock or negedge clear)begin if(!clear)q=0; elseq = q +1;...
超自然 FPGA/CPLD
Who will be the low-power MCU king in 2012? [Repost]
Low power consumption, what is it all about?   Low power consumption has always been a battleground for major chip manufacturers. Since March this year, many products based on M0 and M3 cores have sud...
sunyzz MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1210  478  1391  2928  2693  25  10  29  59  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号