EEWORLDEEWORLDEEWORLD

Part Number

Search

8T49N105A-008NLGI

Description
Clock Generators u0026 Support Products 8T49N105I UFT
Categorysemiconductor    Analog mixed-signal IC   
File Size869KB,38 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric Compare View All

8T49N105A-008NLGI Online Shopping

Suppliers Part Number Price MOQ In stock  
8T49N105A-008NLGI - - View Buy Now

8T49N105A-008NLGI Overview

Clock Generators u0026 Support Products 8T49N105I UFT

8T49N105A-008NLGI Parametric

Parameter NameAttribute value
Product CategoryClock Generators & Support Products
ManufacturerIDT (Integrated Device Technology, Inc.)
RoHSDetails
PackagingTray
Factory Pack Quantity490
FemtoClock
®
NG
Universal Frequency Translator
General Description
The IDT8T49N105I is a highly flexible FemtoClock® NG general
purpose, low phase noise Universal Frequency Translator /
Synthesizer with alarm and monitoring functions suitable for
networking and communications applications. It is able to generate
any output frequency in the 0.98MHz - 312.5MHz range and most
output frequencies in the 312.5MHz - 1,300MHz range (see Table 3
for details). A wide range of input reference clocks and a range of
low-cost fundamental mode crystal frequencies may be used as the
source for the output frequency.
The IDT8T49N105I has three operating modes to support a very
broad spectrum of applications:
1) Frequency Synthesizer
IDT8T49N105I
DATA SHEET
Features
Fourth generation FemtoClock® NG technology
Universal Frequency Translator (UFT) / Frequency Synthesizer
Single output (Q, nQ), programmable as LVPECL or LVDS
Zero ppm frequency translation
Single differential input supports the following input types:
LVPECL, LVDS, LVHSTL, HCSL
Input frequency range: 8kHz - 710MHz
Crystal input frequency range: 16MHz - 40MHz
Two factory-set register configurations for power-up default state
Synthesizes output frequencies from a 16MHz - 40MHz
fundamental mode crystal.
Fractional feedback division is used, so there are no
requirements for any specific crystal frequency to produce the
desired output frequency with a high degree of accuracy.
Applications: PCI Express, Computing, General Purpose
Translates any input clock in the 16MHz - 710MHz frequency
range into any supported output frequency.
This mode has a high PLL loop bandwidth in order to track input
reference changes, such as Spread-Spectrum Clock
modulation, so it will not attenuate much jitter on the input
reference.
Applications: Networking & Communications.
Translates any input clock in the 8kHz -710MHz frequency
range into any supported output frequency.
This mode supports PLL loop bandwidths in the 10Hz - 580Hz
range and makes use of an external crystal to provide
significant jitter attenuation.
Power-up default configuration pin or register selectable
Configurations customized via One-Time Programmable ROM
Settings may be overwritten after power-up via I
2
C
I
2
C Serial interface for register programming
2) High-Bandwidth Frequency Translator
RMS phase jitter at 155.52MHz, using a 40MHz crystal LVDS
Output (12kHz - 20MHz): 439fs (typical), Low Bandwidth Mode
(FracN)
RMS phase jitter at 400MHz, using a 40MHz crystal
(12kHz - 40MHz):285fs (typical), Synthesizer Mode (Integer FB)
Output supply voltage modes:
V
CC
/V
CCA
/V
CCO
3.3V/3.3V/3.3V
3.3V/3.3V/2.5V (LVPECL only)
2.5V/2.5V/2.5V
-40°C to 85°C ambient operating temperature
Lead-free (RoHS 6) packaging
3) Low-Bandwidth Frequency Translator
Pin Assignment
LOCK_IND
V
CC
V
CCO
V
EE
nc
nc
S_A0
S_A1
CONFIG
SCLK
SDATA
V
CC
PLL_BYPASS
nc
19
18
17
14
13
12
8
V
EE
11
9
10
nc
nc
OE
nQ
nc
7
V
CC
nc
nc
This device provides two factory-programmed default power-up
configurations burned into One-Time Programmable (OTP) memory.
The configuration to be used is selected by the CONFIG pin. The two
configurations are specified by the customer and are programmed by
IDT during the final test phase from an on-hand stock of blank
devices. The two configurations may be completely independent of
one another.
One usage example might be to install the device on a line card with
two optional daughter cards: an OC-12 option requiring a 622.08MHz
LVDS clock translated from a 19.44MHz input and a Gigabit Ethernet
option requiring a 125MHz LVPECL clock translated from the same
19.44MHz input reference.
To implement other configurations, these power-up default settings
can be overwritten after power-up using the I
2
C interface and the
device can be completely reconfigured. However, these settings
would have to be re-written next time the device powers-up.
nc
nc
LF0
LF1
V
EE
V
CCA
HOLDOVER
CLKBAD
nc
XTALBAD
30
29 28 27 26 25 24 23 22 21
20
31
32
33
34
35
37
38
39
40
1
2
3
V
CC
4
nc
5
CLK
6
nCLK
XTAL_IN
XTAL_OUT
8T49N105
40 Lead VFQFN
6mm x 6mm x 0.925mm
16
36
E-Pad 4.65mm x 4.65mm
15
K Package
Top View
IDT8T49N105ANLGI REVISION A MAY 24, 2013
1
Q
©2013 Integrated Device Technology, Inc.

8T49N105A-008NLGI Related Products

8T49N105A-008NLGI 8T49N105A-008KILF 8T49N105A-002NLGI 8T49N105A-001NLGI8 8T49N105A-006NLGI8 8T49N105A-006NLGI 8T49N105A-000NLGI 8T49N105A-999NLGI 8T49N105A-003NLGI8 8T49N105A-005NLGI8
Description Clock Generators u0026 Support Products 8T49N105I UFT Clock Generators u0026 Support Products 8T49N105I UFT Clock Generators u0026 Support Products UFT Clock Generators u0026 Support Products UFT Clock Generators u0026 Support Products FemtoClock NG Uni Translator Zero PPM Clock Generators u0026 Support Products FemtoClock NG Uni Translator 3 Mode Clock Generators u0026 Support Products FemtoClock NG Universal Frequency Translator Clock Generators u0026 Support Products FemtoClock NG Universal Frequency Translator Clock Generators u0026 Support Products FemtoClock NG Uni Translator 3 Mode Clock Generators u0026 Support Products FemtoClock NG Uni Translator 3 Mode
Product Category Clock Generators & Support Products Clock Generators & Support Products Clock Generators & Support Products Clock Generators & Support Products Clock Generators & Support Products Clock Generators & Support Products Clock Generators & Support Products Clock Generators & Support Products Clock Generators & Support Products Clock Generators & Support Products
Manufacturer IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.)
RoHS Details Details Details Details Details Details Details Details Details Details
Packaging Tray Tray Tray Reel Reel Tray Tray Tray Reel Reel
Factory Pack Quantity 490 490 490 5000 5000 490 490 490 5000 5000
Comparison of TI's tms320 series DSP
Features of the three new TMS320 DSP families 1. TMS320C2000 - the best DSP for control, which can replace the old 'C1X and 'C2X. Now there are two trends:   (1) C20X 16-bit fixed-point DSP, with a sp...
Jacktang DSP and ARM Processors
Implementation of full-screen handwriting input
I want to realize full screen handwriting input, but I don’t know how to do it. Please give me some ideas, thank you! !...
kongxianglong Embedded System
Please help me, Master. Can I find out what is wrong with the program and circuit diagram? Why can't the simulation be done?
[b][b]4.3 [font=宋体]Source code[/font][/b][/b][b][b] [/b][/b][align=left]//[font=宋体]Source program[/font][/align][align=left]#include[/align][align=left]#define MAXFLOOR 6[/align][align=left]unsigned c...
戚铭涵 51mcu
Playing with Zynq Serial 45——[ex64] Image Laplace Sharpening Processing of MT9V034 Camera
1 System Overview As shown in the figure, this is the principle block diagram of the entire video acquisition system. At the beginning of power-on, the FPGA needs to initialize the register configurat...
ove学习使我快乐 FPGA/CPLD
Bidirectional thyristor controlled AC motor voltage regulation c program???
Bidirectional thyristor controlled AC motor voltage regulation c program? ? ? High score reward...
yeguohua Embedded System
There are many problems with stm32 compilation optimization
I use the stm32VBt6 chip, and the ucos system. The keilmdk3.8 environment. During the compilation process, I selected the 00 mode, which resulted in the failure of the serial communication. So I selec...
yijiangshan stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1976  2118  2520  971  1220  40  43  51  20  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号