EEWORLDEEWORLDEEWORLD

Part Number

Search

70T631S10BC8

Description
SRAM 256K X 18 STD-PWR 2.5V DUAL PORT RAM
Categorystorage   
File Size234KB,28 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

70T631S10BC8 Online Shopping

Suppliers Part Number Price MOQ In stock  
70T631S10BC8 - - View Buy Now

70T631S10BC8 Overview

SRAM 256K X 18 STD-PWR 2.5V DUAL PORT RAM

70T631S10BC8 Parametric

Parameter NameAttribute value
Product CategorySRAM
ManufacturerIDT (Integrated Device Technology, Inc.)
RoHSNo
Package / CaseCABGA-256
PackagingCut Tape
PackagingReel
Height1.4 mm
Length17 mm
Moisture SensitiveYes
Factory Pack Quantity1000
Width17 mm
Features
LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018
HIGH-SPEED 2.5V
IDT70T633/1S
512/256K x 18
ASYNCHRONOUS DUAL-PORT
STATIC RAM
WITH 3.3V 0R 2.5V INTERFACE
Full hardware support of semaphore signaling between
ports on-chip
Fully asynchronous operation from either port
Separate byte controls for multiplexed bus and bus
matching compatibility
Sleep Mode Inputs on both ports
Supports JTAG features compliant to IEEE 1149.1 in
BGA-208 and BGA-256 packages
Single 2.5V (±100mV) power supply for core
LVTTL-compatible, selectable 3.3V (±150mV)/2.5V (±100mV)
power supply for I/Os and control signals on each port
Available in a 256-ball Ball Grid Array and 208-ball fine pitch
Ball Grid Array
Industrial temperature range (–40°C to +85°C) is available
for selected speeds
Green parts available, see ordering information
UB
R
LB
R
Functional Block Diagram
UB
L
LB
L
True Dual-Port memory cells which allow simultaneous
access of the same memory location
High-speed access
– Commercial: 10/12/15ns (max.)
– Industrial: 10/12ns (max.)
RapidWrite Mode simplifies high-speed consecutive write
cycles
Dual chip enables allow for depth expansion without
external logic
IDT70T633/1 easily expands data bus width to 36 bits or
more using the Master/Slave select when cascading more
than one device
M/S = V
IH
for
BUSY
output flag on Master,
M/S = V
IL
for
BUSY
input on Slave
Busy and Interrupt Flags
On-chip port arbitration logic
R/
W
L
B
E
0
L
B
E
1
L
B
E
1
R
B
E
0
R
R/
W
R
CE
0L
CE
1L
CE
0R
CE
1R
OE
L
Dout0-8_L
Dout9-17_L
Dout0-8_R
Dout9-17_R
OE
R
512/256K x 18
MEMORY
ARRAY
I/O
0L
- I/O
17L
Din_L
Din_R
I/O
0R
- I/O
17R
A
18L
(1)
A
0L
Address
Decoder
ADDR_L
ADDR_R
Address
Decoder
A
18R
(1)
A
0R
TDI
OE
L
CE
0L
CE
1L
ARBITRATION
INTERRUPT
SEMAPHORE
LOGIC
OE
R
CE
0R
CE
1R
TDO
JTAG
TCK
TMS
TRST
R/W
L
R/W
R
BUSY
L(2,3)
SEM
L
INT
L(3)
(4)
(4)
ZZ
L
ZZ
R
NOTES:
CONTROL
LOGIC
1. Address A
18
x is a NC for IDT70T631.
2.
BUSY
is an input as a Slave (M/S=V
IL
) and an output when it is a Master (M/S=V
IH
).
3
BUSY
and
INT
are non-tri-state totem-pole outputs (push-pull).
4. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. OPTx,
INTx,
M/S and the
sleep mode pins themselves (ZZx) are not affected during sleep mode.
BUSY
R(2,3)
M/S
SEM
R
INT
R(3)
ZZ
5670 drw 01
NOVEMBER 2017
DSC-5670/10
1
©2017 Integrated Device Technology, Inc.
CC2530P2_0 trigger interrupt problem
I am testing the trigger interrupt of P2_0 port, and the configuration is as follows: void Exti_Init(void) {EA = ENABLE; ///Open the general interruptP2IEN |= 0X01; ///Open P2 interruptIEN2 = 1; //???...
s361021609 51mcu
5G MM Things
[align=left][color=#191919]Recently I’ve noticed that there are MMs hanging in many places...[/color][/align][align=left][color=rgb(25, 25, 25)]Some are lightly made up...[/color][/align][align=left][...
fish001 RF/Wirelessly
【Beetle ESP32-C3】4. Luat-OS environment deployment
I started using ESP from 8266, and jumped directly from Anxinke's Eclipse development to Arduino. At that time, I heard that Lua could also be used for development. Although I later purchased NodeMCU,...
sonicfirr RF/Wirelessly
A brief discussion on the differences between x86, DSP and SPARC
[size=4] There are three main types of processors that I have come into contact with, general-purpose microprocessors (MPUs), digital signal processors (DSPs), and SPARC platforms (short for Scalable ...
fish001 DSP and ARM Processors
How to design the debugging interface when KE06 works at 5V?
There is no ISP function, only SWD, but general debuggers are 3.3V, how to use this 5V? You can't burn the program on a 3.3V system and then install it on a 5V system, it's unrealistic!!!...
apleilx NXP MCU
TI Sample Application
Why? I use the edu email address of the University of Mining and Technology....
wqk123 TI Technology Forum

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 711  1066  163  1732  2075  15  22  4  35  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号