Blackfin
Embedded Processor
ADSP-BF539/ADSP-BF539F
FEATURES
Up to 533 MHz high performance Blackfin processor
Two 16-bit MACs, two 40-bit ALUs, four 8-bit video ALUs,
40-bit shifter
RISC-like register and instruction model for ease of
programming and compiler friendly support
Advanced debug, trace, and performance monitoring
Wide range of operating voltages; see
Operating Conditions
on Page 26
Qualified for automotive applications
Programmable on-chip voltage regulator
316-ball Pb-free CSP_BGA package
External memory controller with glueless support
for SDRAM, SRAM, flash, and ROM
Flexible memory booting options from SPI and external
memory
PERIPHERALS
Parallel peripheral interface (PPI), supporting ITU-R 656
video data formats
4 dual-channel, full-duplex synchronous serial ports,
supporting 16 stereo I
2
S channels
2 DMA controllers supporting 26 peripheral DMAs
4 memory-to-memory DMAs
Controller area network (CAN) 2.0B controller
Media transceiver (MXVR) for connection
to a MOST network
3 SPI-compatible ports
Three 32-bit timer/counters with PWM support
3 UARTs with support for IrDA
2 TWI controllers compatible with I
2
C industry standard
Up to 38 general-purpose I/O pins (GPIO)
Up to 16 general-purpose flag pins (GPF)
Real-time clock, watchdog timer, and 32-bit core timer
On-chip PLL capable of frequency multiplication
Debug/JTAG interface
JTAG TEST AND EMULATION
MEMORY
148K bytes of on-chip memory
16K bytes of instruction SRAM/cache
64K bytes of instruction SRAM
32K bytes of data SRAM
32K bytes of data SRAM/cache
4K bytes of scratchpad SRAM
Optional 8M bit parallel flash with boot option
Memory management unit providing memory protection
VOLTAGE REGULATOR
PERIPHERAL ACCESS BUS
TWI0-1
CAN 2.0B
DMA CORE
BUS 2
GPIO
PORT
C
B
DMA
CONTROLLER1
DMA ACCESS BUS 1
INTERRUPT
CONTROLLER
PERIPHERAL ACCESS BUS
WATCHDOG
TIMER
RTC
PPI
MXVR
DMA ACCESS BUS 0
GPIO
PORT
D
SPI1-2
UART1-2
L1 INSTRUCTION
MEMORY
L1 DATA
MEMORY
DMA
CONTROLLER 0
DMA
EXTERNAL
BUS 0
TIMER0-2
SPI0
UART0
SPORT0-1
GPIO
PORT
F
DMA CORE
BUS 1
GPIO
PORT
E
SPORT2-3
DMA
EXTERNAL
BUS 1
DMA CORE BUS 0
EXTERNAL PORT
FLASH, SDRAM CONTROL
16
8M BIT PARALLEL FLASH
(See Table 1)
BOOT ROM
Figure 1. Functional Block Diagram
Blackfin and the Blackfin logo are registered trademarks of Analog Devices, Inc.
Rev. F
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A.
Tel: 781.329.4700
©2013 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
ADSP-BF539/ADSP-BF539F
TABLE OF CONTENTS
Features ................................................................. 1
Memory ................................................................ 1
Peripherals ............................................................. 1
General Description ................................................. 3
Low Power Architecture ......................................... 3
System Integration ................................................ 3
ADSP-BF539/ADSP-BF539F Processor Peripherals ....... 3
Blackfin Processor Core .......................................... 4
Memory Architecture ............................................ 5
DMA Controllers .................................................. 8
Real-Time Clock ................................................... 9
Watchdog Timer .................................................. 9
Timers ............................................................... 9
Serial Ports (SPORTs) .......................................... 10
Serial Peripheral Interface (SPI) Ports ...................... 10
2-Wire Interface ................................................. 10
UART Ports ...................................................... 10
Programmable I/O Pins ........................................ 11
Parallel Peripheral Interface ................................... 12
Controller Area Network (CAN) Interface ................ 12
Media Transceiver MAC layer (MXVR) ................... 13
Dynamic Power Management ................................ 13
Voltage Regulation .............................................. 15
Clock Signals ..................................................... 15
Booting Modes ................................................... 16
Instruction Set Description .................................... 17
Development Tools .............................................. 17
Example Connections and Layout Considerations ....... 18
MXVR Board Layout Guidelines ............................. 18
Voltage Regulator Layout Guidelines ....................... 19
Additional Information ........................................ 20
Related Signal Chains ........................................... 20
Pin Descriptions .................................................... 21
Specifications ........................................................ 26
Operating Conditions ........................................... 26
Electrical Characteristics ....................................... 27
Absolute Maximum Ratings ................................... 30
ESD Sensitivity ................................................... 30
Package Information ............................................ 30
Timing Specifications ........................................... 31
Output Drive Currents ......................................... 50
Test Conditions .................................................. 52
Thermal Characteristics ........................................ 55
316-Ball CSP_BGA Ball Assignment ........................... 56
Outline Dimensions ................................................ 59
Surface-Mount Design .......................................... 59
Ordering Guide ..................................................... 60
REVISION HISTORY
10/13—Rev. E to Rev. F
Updated
Development Tools .................................... 17
Added notes to Table 32 in
Serial Ports—Enable and Three-State .......................... 43
Added
Timer Clock Timing ...................................... 48
Revised
Timer Cycle Timing ..................................... 48
To view product/process change notifications (PCNs) related to
this data sheet revision, please visit the processor’s product page
on the
www.analog.com
website and use the View PCN link.
Rev. F
|
Page 2 of 60 |
October 2013
ADSP-BF539/ADSP-BF539F
GENERAL DESCRIPTION
The ADSP-BF539/ADSP-BF539F processors are members of
the Blackfin
®
family of products, incorporating the Analog
Devices, Inc./Intel Micro Signal Architecture (MSA). Blackfin
processors combine a dual-MAC, state-of-the-art signal pro-
cessing engine, the advantages of a clean, orthogonal RISC-like
microprocessor instruction set, and single-instruction, multi-
ple-data (SIMD) multimedia capabilities into a single
instruction set architecture.
The ADSP-BF539/ADSP-BF539F processors are completely
code compatible with other Blackfin processors, differing only
with respect to performance, peripherals, and on-chip memory.
These features are shown in
Table 1.
By integrating a rich set of industry-leading system peripherals
and memory, Blackfin processors are the platform of choice for
next generation applications that require RISC-like program-
mability, multimedia support, and leading edge signal
processing in one integrated package.
Table 1. Processor Features
Feature
SPORTs
UARTs
SPI
TWI
CAN
MXVR
PPI
Internal 8M bit
Parallel Flash
Instruction
SRAM/Cache
Instruction SRAM
Data SRAM/Cache
Data SRAM
Scratchpad
Maximum
Frequency
Package Option
ADSP-BF539
4
3
3
2
1
1
1
—
16K bytes
64K bytes
32K bytes
32K bytes
4K bytes
533 MHz
1066 MMACS
BC-316
ADSP-BF539F8
4
3
3
2
1
1
1
1
16K bytes
64K bytes
32K bytes
32K bytes
4K bytes
533 MHz
1066 MMACS
BC-316
SYSTEM INTEGRATION
The ADSP-BF539/ADSP-BF539F processors are highly inte-
grated system-on-a-chip solutions for the next generation of
industrial and automotive applications including audio and
video signal processing. By combining advanced memory con-
figurations, such as on-chip flash memory, with industry-
standard interfaces with a high performance signal processing
core, users can develop cost-effective solutions quickly without
the need for costly external components. The system peripherals
include a MOST Network Media Transceiver (MXVR), three
UART ports, three SPI ports, four serial ports (SPORT), one
CAN interface, two 2-wire interfaces (TWI), four general-pur-
pose timers (three with PWM capability), a real-time clock, a
watchdog timer, a parallel peripheral interface, general-purpose
I/O, and general-purpose flag pins.
ADSP-BF539/ADSP-BF539F PROCESSOR
PERIPHERALS
The ADSP-BF539/ADSP-BF539F processors contain a rich set
of peripherals connected to the core via several high bandwidth
buses, providing flexibility in system configuration as well as
excellent overall system performance (see
Figure 1 on Page 1).
The general-purpose peripherals include functions such as
UART, timers with PWM (pulse-width modulation) and pulse
measurement capability, general-purpose flag I/O pins, a real-
time clock, and a watchdog timer. This set of functions satisfies
a wide variety of typical system support needs and is augmented
by the system expansion capabilities of the device. In addition to
these general-purpose peripherals, the processors contain high
speed serial and parallel ports for interfacing to a variety of
audio, video, and modem codec functions. An MXVR trans-
ceiver transmits and receives audio and video data and control
information on a MOST automotive multimedia network. A
CAN 2.0B controller is provided for automotive control net-
works. An interrupt controller manages interrupts from the on-
chip peripherals or external sources. And power management
control functions tailor the performance and power characteris-
tics of the processor and system to many application scenarios.
All of the peripherals, GPIO, CAN, TWI, real-time clock, and
timers, are supported by a flexible DMA structure. There are
also four separate memory DMA channels dedicated to data
transfers between the processor’s various memory spaces,
including external SDRAM and asynchronous memory. Multi-
ple on-chip buses running at up to 133 MHz provide enough
bandwidth to keep the processor core running along with activ-
ity on all of the on-chip and external peripherals.
The ADSP-BF539/ADSP-BF539F processors include an on-chip
voltage regulator in support of the processor’s dynamic power
management capability. The voltage regulator provides a range
of core voltage levels from V
DDEXT
. The voltage regulator can be
bypassed at the user's discretion.
LOW POWER ARCHITECTURE
Blackfin processors provide world class power management and
performance. Blackfin processors are designed in a low power
and low voltage design methodology and feature dynamic
power management, the ability to vary both the voltage and fre-
quency of operation to significantly lower overall power
consumption. Varying the voltage and frequency can result in a
substantial reduction in power consumption, compared with
simply varying the frequency of operation. This translates into
longer battery life and lower heat dissipation.
Rev. F |
Page 3 of 60 |
October 2013
ADSP-BF539/ADSP-BF539F
BLACKFIN PROCESSOR CORE
As shown in
Figure 2,
the Blackfin processor core contains two
16-bit multipliers, two 40-bit accumulators, two 40-bit ALUs,
four video ALUs, and a 40-bit shifter. The computation units
process 8-bit, 16-bit, or 32-bit data from the register file.
The compute register file contains eight 32-bit registers. When
performing compute operations on 16-bit operand data, the
register file operates as 16 independent 16-bit registers. All
operands for compute operations come from the multiported
register file and instruction constant fields.
ADDRESS ARITHMETIC UNIT
I3
I2
I1
I0
DA1
DA0
TO MEMORY
32
32
L3
L2
L1
L0
B3
B2
B1
B0
M3
M2
M1
M0
DAG1
DAG0
SP
FP
P5
P4
P3
P2
P1
P0
32
RAB
32
PREG
SD
LD1
LD0
32
32
32
32
32
ASTAT
SEQUENCER
R7.H
R6.H
R5.H
R4.H
R3.H
R2.H
R1.H
R0.H
R7.L
R6.L
R5.L
R4.L
R3.L
R2.L
R1.L
R0.L
BARREL
SHIFTER
16
8
8
8
16
8
DECODE
ALIGN
40
40
40
40
LOOP BUFFER
A0
A1
CONTROL
UNIT
32
32
DATA ARITHMETIC UNIT
Figure 2. Blackfin Processor Core
Each MAC can perform a 16-bit by 16-bit multiply in each
cycle, accumulating the results into the 40-bit accumulators.
Signed and unsigned formats, rounding, and saturation are
supported.
The ALUs perform a traditional set of arithmetic and logical
operations on 16-bit or 32-bit data. In addition, many special
instructions are included to accelerate various signal processing
tasks. These include bit operations such as field extract and pop-
ulation count, modulo 2
32
multiply, divide primitives, saturation
and rounding, and sign/exponent detection. The set of video
instructions include byte alignment and packing operations
16-bit and 8-bit adds with clipping, 8-bit average operations,
and 8-bit subtract/absolute value/accumulate (SAA) opera-
tions. Also provided are the compare/select and vector search
instructions.
For certain instructions, two 16-bit ALU operations can be per-
formed simultaneously on register pairs (a 16-bit high half and
16-bit low half of a compute register). By also using the second
ALU, quad 16-bit operations are possible.
The 40-bit shifter can perform shifts and rotates and is used to
support normalization, field extract, and field deposit
instructions.
The program sequencer controls the flow of instruction execu-
tion, including instruction alignment and decoding. For
program flow control, the sequencer supports PC relative and
indirect conditional jumps (with static branch prediction), and
subroutine calls. Hardware is provided to support zero over-
head looping. The architecture is fully interlocked, meaning that
the programmer need not manage the pipeline when executing
instructions with data dependencies.
Rev. F
|
Page 4 of 60 |
October 2013
ADSP-BF539/ADSP-BF539F
The address arithmetic unit provides two addresses for simulta-
neous dual fetches from memory. It contains a multiported
register file consisting of four sets of 32-bit index, modify,
length, and base registers (for circular buffering), and eight
additional 32-bit pointer registers (for C-style indexed stack
manipulation).
Blackfin processors support a modified Harvard architecture in
combination with a hierarchical memory structure. Level 1 (L1)
memories are those that typically operate at the full processor
speed with little or no latency. At the L1 level, the instruction
memory holds instructions only. The two data memories hold
data, and a dedicated scratchpad data memory stores stack and
local variable information.
In addition, multiple L1 memory blocks are provided, offering a
configurable mix of SRAM and cache. The memory manage-
ment Unit (MMU) provides memory protection for individual
tasks that can be operating on the core and can protect system
registers from unintended access.
The architecture provides three modes of operation: user mode,
supervisor mode, and emulation mode. User mode has
restricted access to certain system resources, thus providing a
protected software environment, while supervisor mode has
unrestricted access to the system and core resources.
The Blackfin processor instruction set has been optimized so
that 16-bit opcodes represent the most frequently used instruc-
tions, resulting in excellent compiled code density. Complex
DSP instructions are encoded into 32-bit opcodes, representing
fully featured multifunction instructions. Blackfin processors
support a limited multi-issue capability, where a 32-bit instruc-
tion can be issued in parallel with two 16-bit instructions,
allowing the programmer to use many of the core resources in a
single instruction cycle.
The Blackfin processor assembly language uses an algebraic syn-
tax for ease of coding and readability. The architecture has been
optimized for use in conjunction with the C/C++ compiler,
resulting in fast and efficient software implementations.
0xFFFF FFFF
CORE MMR REGISTERS (2M BYTES)
0xFFE0 0000
SYSTEM MMR REGISTERS (2M BYTES)
0xFFC0 0000
RESERVED
0xFFB0 1000
SCRATCHPAD SRAM (4K BYTES)
RESERVED
0xFFA1 4000
INSTRUCTION SRAM / CACHE (16K BYTES)
0xFFA1 0000
INSTRUCTION SRAM (64K BYTES)
0xFFA0 0000
RESERVED
0xFF90 8000
DATA BANK B SRAM / CACHE (16K BYTES)
0xFF90 4000
DATA BANK B SRAM (16K BYTES)
0xFF90 0000
RESERVED
0xFF80 8000
DATA BANK A SRAM / CACHE (16K BYTES)
0xFF80 4000
DATA BANK A SRAM (16K BYTES)
0xFF80 0000
RESERVED
0xEF00 0000
0x2040 0000
ASYNC MEMORY BANK 3 (1M BYTES) OR
ON-CHIP FLASH (ADSP-BF539F ONLY)
0x2030 0000
0x2020 0000
ASYNC MEMORY BANK 2 (1M BYTES) OR
ON-CHIP FLASH (ADSP-BF539F ONLY)
ASYNC MEMORY BANK 1 (1M BYTES) OR
ON-CHIP FLASH (ADSP-BF539F ONLY)
0x2010 0000
0x2000 0000
0x0800 0000
0x0000 0000
SDRAM MEMORY
(16M BYTES TO 128M BYTES)
ASYNC MEMORY BANK 0 (1M BYTES) OR
ON-CHIP FLASH (ADSP-BF539F ONLY)
RESERVED
EXTERNAL MEMORY MAP
INTERNAL MEMORY MAP
0xFFB0 0000
RESERVED
Figure 3. ADSP-BF539/ADSP-BF539F Internal/External Memory Map
Internal (On-Chip) Memory
The ADSP-BF539/ADSP-BF539F processor has three blocks of
on-chip memory, providing high bandwidth access to the core.
The first is the L1 instruction memory, consisting of 80K bytes
SRAM, of which 16K bytes can be configured as a four-way set-
associative cache. This memory is accessed at full processor
speed.
The second on-chip memory block is the L1 data memory, con-
sisting of two banks of up to 32K bytes each. Each memory bank
is configurable, offering both cache and SRAM functionality.
This memory block is accessed at full processor speed.
The third memory block is a 4K byte scratch pad SRAM, which
runs at the same speed as the L1 memories, but is only accessible
as data SRAM and cannot be configured as cache memory.
MEMORY ARCHITECTURE
The ADSP-BF539/ADSP-BF539F processors view memory as a
single unified 4G byte address space, using 32-bit addresses. All
resources, including internal memory, external memory, and
I/O control registers, occupy separate sections of this common
address space. The memory portions of this address space are
arranged in a hierarchical structure to provide a good cost/per-
formance balance of some very fast, low latency on-chip
memory as cache or SRAM, and larger, lower cost and perfor-
mance off-chip memory systems. See
Figure 3.
The L1 memory system is the primary highest performance
memory available to the Blackfin processor. The off-chip mem-
ory system, accessed through the external bus interface unit
(EBIU), provides expansion with SDRAM, flash memory, and
SRAM, optionally accessing up to 132M bytes of physical
memory.
The memory DMA controller provides high bandwidth data
movement capability. It performs block transfers of code or data
between the internal memory and the external memory spaces.
Rev. F |
Page 5 of 60 |
External (Off-Chip) Memory
External memory is accessed via the EBIU. This 16-bit interface
provides a glueless connection to a bank of synchronous DRAM
(SDRAM) as well as up to four banks of asynchronous memory
devices including flash, EPROM, ROM, SRAM, and memory
mapped I/O devices.
October 2013
京公网安备 11010802033920号
EEWORLD
