EEWORLDEEWORLDEEWORLD

Part Number

Search

72215LB25TFI8

Description
FIFO 512 x 18 SyncFIFO, 5.0V
Categorystorage   
File Size327KB,16 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

72215LB25TFI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
72215LB25TFI8 - - View Buy Now

72215LB25TFI8 Overview

FIFO 512 x 18 SyncFIFO, 5.0V

72215LB25TFI8 Parametric

Parameter NameAttribute value
Product CategoryFIFO
ManufacturerIDT (Integrated Device Technology, Inc.)
RoHSNo
Package / CaseTQFP-64
PackagingCut Tape
PackagingReel
Height1.4 mm
Length10 mm
Moisture SensitiveYes
Factory Pack Quantity1250
Width10 mm
CMOS SyncFIFO
TM
256 x 18, 512 x 18, 1,024 x 18,
2,048 x 18, and 4,096 x 18
IDT72205LB, IDT72215LB,
IDT72225LB, IDT72235LB,
IDT72245LB
FEATURES:
256 x 18-bit organization array (IDT72205LB)
512 x 18-bit organization array (IDT72215LB)
1,024 x 18-bit organization array (IDT72225LB)
2,048 x 18-bit organization array (IDT72235LB)
4,096 x 18-bit organization array (IDT72245LB)
10 ns read/write cycle time
Empy and Full flags signal FIFO status
Easy expandable in depth and width
Asynchronous or coincident read and write clocks
Programmable Almost-Empty and Almost-Full flags with
default settings
Half-Full flag capability
Dual-Port zero fall-through time architecture
Output enable puts output data bus in high-impedence state
High-performance submicron CMOS technology
Available in a 64-lead thin quad flatpack (TQFP/STQFP)
and plastic leaded chip carrier (PLCC)
Industrial temperature range (–40°C to +85°C) is available
°
°
Green parts available, see ordering information
DESCRIPTION:
write controls. These FIFOs are applicable for a wide variety of data buffering
needs, such as optical disk controllers, Local Area Networks (LANs), and
interprocessor communication.
These FIFOs have 18-bit input and output ports. The input port is controlled
by a free-running clock (WCLK), and an input enable pin (WEN). Data is read
into the synchronous FIFO on every clock when
WEN
is asserted. The output
port is controlled by another clock pin (RCLK) and another enable pin (REN).
The read clock can be tied to the write clock for single clock operation or the
two clocks can run asynchronous of one another for dual-clock operation. An
Output Enable pin (OE) is provided on the read port for three-state control of
the output.
The synchronous FIFOs have two fixed flags, Empty (EF) and Full (FF),
and two programmable flags, Almost-Empty (PAE) and Almost-Full (PAF). The
offset loading of the programmable flags is controlled by a simple state machine,
and is initiated by asserting the Load pin (LD). A Half-Full flag (HF) is available
when the FIFO is used in a single device configuration.
These devices are depth expandable using a Daisy-Chain technique. The
XI
and
XO
pins are used to expand the FIFOs. In depth expansion configu-
ration, First Load (FL) is grounded on the first device and set to HIGH for all
other devices in the Daisy Chain.
The IDT72205LB/72215LB/72225LB/72235LB/72245LB is fabricated
using high-speed submicron CMOS technology.
The IDT72205LB/72215LB/72225LB/72235LB/72245LB are very high
speed, low-power First-In, First-Out (FIFO) memories with clocked read and
FUNCTIONAL BLOCK DIAGRAM
WCLK
D0-D17
INPUT REGISTER
OFFSET REGISTER
WRITE CONTROL
LOGIC
WRITE POINTER
RAM ARRAY
256 x 18, 512 x 18
1,024 x 18, 2,048 x 18
4,096 x 18
FLAG
LOGIC
/(
READ POINTER
READ CONTROL
LOGIC
)
(
)/
EXPANSION LOGIC
OUTPUT REGISTER
RESET LOGIC
Q0-Q17
RCLK
2766 drw 01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. SyncFIFO is a trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
MARCH 2013
DSC-2766/3
©2013
Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
Atmel Radiation-Tolerant 32-bit SPARC V8 Processor
Atmel recently launched the radiation-resistant 32-bit SPARC V8 processor AT697. Compared with previous SPARC processors, AT697 has an 8-fold increase in speed/power consumption, providing enhanced co...
rain Microchip MCU
[Nucleo experience] STM32L053 Nucleo live learning - SPI practice (5110_LCD)
[i=s]This post was last edited by zhimagod on 2014-9-30 20:37[/i] The National Day holiday is coming soon. It's been more than a week since I received the board, but I haven't been able to find a few ...
zhimagod stm32/stm8
Discussion on the feasibility of collecting photoelectric encoder data with single chip microcomputer
Please give me some advice! If there are other methods, please guide me. Thank you in advance. The chip I use is AT89s52, the photoelectric encoder is an Ohmlong incremental encoder, the resolution is...
sothic MCU
Volume Control Circuit and Program Design Based on AT89C51
1 Introduction The volume control IC introduced in this article is M62429. There are many similar products on the market, such as: FM62429, CD62429, CSC62429, etc. In fact, if you master the programmi...
qixiangyujj 51mcu
STM32 library function usage
Hello everyone, I just got in touch with STM32. I would like to ask what should I do if the macro definition of the register in the library function is not applicable when I write a program? Should I ...
1105011034 stm32/stm8
Which variable represents the buffer in the middle of ZIgBee?
Which variable represents the buffer in the middle of ZIgBee?...
付小q RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 440  1270  2094  389  1766  9  26  43  8  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号