EEWORLDEEWORLDEEWORLD

Part Number

Search

SY89846UMG

Description
Clock Multiplexer 5-OUT 2-IN 1:5 32-Pin QFN EP Tube
File Size771KB,15 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Environmental Compliance
Download Datasheet Parametric Compare View All

SY89846UMG Online Shopping

Suppliers Part Number Price MOQ In stock  
SY89846UMG - - View Buy Now

SY89846UMG Overview

Clock Multiplexer 5-OUT 2-IN 1:5 32-Pin QFN EP Tube

SY89846UMG Parametric

Parameter NameAttribute value
EU restricts the use of certain hazardous substancesCompliant
ECCN (US)EAR99
Part StatusActive
HTS8542.39.00.01
TypeClock Multiplexer
Fanout1:5
Number of Outputs per Chip5
Maximum Input Frequency (MHz)2000(Typ)
Maximum Propagation Delay Time @ Maximum CL (ns)1.1@2.375V to 3.6V
Absolute Propagation Delay Time (ns)1.1
Maximum Duty Cycle55%
Input Logic LevelCML|LVDS|PECL
Output Logic LevelLVPECL
Minimum Operating Supply Voltage (V)2.375
Typical Operating Supply Voltage (V)2.5|3.3
Maximum Operating Supply Voltage (V)3.6
Maximum Quiescent Current (mA)75
Minimum Operating Temperature (°C)-40
Maximum Operating Temperature (°C)85
Supplier Temperature GradeIndustrial
PackagingTube
Pin Count32
Standard Package NameQFN
Supplier PackageQFN EP
MountingSurface Mount
Package Height0.85(Max)
Package Length5
Package Width5
PCB changed32
Lead ShapeNo Lead
SY89846U
1.5GHz Precision, LVPECL 1:5 Fanout with 2:1
MUX and Fail Safe Input with Internal
Termination
Precision Edge
®
General Description
The SY89846U is a 2.5/3.3V, 1:5 LVPECL fanout
buffer with a 2:1 differential input multiplexer (MUX).
A unique Fail-Safe Input (FSI) protection prevents
metastable output conditions when the selected
input clock fails to a DC voltage (voltage between
the pins of the differential input drops significantly
below 100mV).
The differential input includes Micrel’s unique, 3-pin
internal termination architecture that can interface to
any differential signal (AC- or DC-coupled) as small
as 100mV (200mV
PP
) without any level shifting or
termination resistor networks in the signal path. The
outputs are 800mV, LVPECL with fast rise/fall times
guaranteed to be less than 250ps.
The SY89846U operates from a 2.5V ±5% or 3.3V
±10% supply and is guaranteed over the full
industrial temperature range of –40°C to +85°C. The
SY89846U is part of Micrel’s high-speed, Precision
®
Edge product line.
All support documentation can be found on Micrel’s
web site at:
www.micrel.com.
Precision Edge
®
Features
Selects between two inputs, and provides 5 precision
LVPECL copies
Fail-Safe Input
– Prevents outputs from oscillating when input is
invalid
Guaranteed AC performance over temperature and
supply voltage:
– DC-to >1.5GHz throughput
< 900ps Propagation Delay (IN-to-Q)
– < 250ps Rise/Fall times
Ultra-low jitter design:
– 150fs RMS phase jitter (Typ)
– 0.7ps
RMS
MUX crosstalk induced jitter
Unique, patented MUX input isolation design
minimizes adjacent channel crosstalk
Unique patented internal termination and VT pin
accepts DC- and AC-coupled inputs (CML, PECL,
LVDS)
Wide input voltage range. VCC to GND
2.5V ±5% or 3.3 ±10% supply voltage
-40°C to +85°C industrial temperature range
Available in 32-pin (5mm x 5mm) QFN package
Functional Block Diagram
Applications
Fail-safe clock protection
SONET clock distribution
Backplane distribution
Markets
United States Patent No. RE44,134
Precision Edge is a registered trademark of Micrel, Inc.
Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com
LAN/WAN
Enterprise servers
ATE
Test and measurement
Oct. 1, 2013
M9999-072211B
hbwhelp@micrel.com
or (408) 955-1690

SY89846UMG Related Products

SY89846UMG SY89846UMG-TR
Description Clock Multiplexer 5-OUT 2-IN 1:5 32-Pin QFN EP Tube Clock Multiplexer 5-OUT 2-IN 1:5 32-Pin QFN EP T/R
EU restricts the use of certain hazardous substances Compliant Compliant
ECCN (US) EAR99 EAR99
Part Status Active Active
HTS 8542.39.00.01 8542.39.00.01
Type Clock Multiplexer Clock Multiplexer
Fanout 1:5 1:5
Number of Outputs per Chip 5 5
Maximum Input Frequency (MHz) 2000(Typ) 2000(Typ)
Maximum Propagation Delay Time @ Maximum CL (ns) 1.1@2.375V to 3.6V 1.1@2.375V to 3.6V
Absolute Propagation Delay Time (ns) 1.1 1.1
Maximum Duty Cycle 55% 55%
Input Logic Level CML|LVDS|PECL CML|LVDS|PECL
Output Logic Level LVPECL LVPECL
Minimum Operating Supply Voltage (V) 2.375 2.375
Typical Operating Supply Voltage (V) 2.5|3.3 2.5|3.3
Maximum Operating Supply Voltage (V) 3.6 3.6
Maximum Quiescent Current (mA) 75 75
Minimum Operating Temperature (°C) -40 -40
Maximum Operating Temperature (°C) 85 85
Supplier Temperature Grade Industrial Industrial
Packaging Tube Tape and Reel
Pin Count 32 32
Supplier Package QFN EP QFN EP
Mounting Surface Mount Surface Mount
Package Height 0.85(Max) 0.85(Max)
Package Length 5 5
Package Width 5 5
PCB changed 32 32
TMIGS tunnel multi-information early warning and safety management system
[size=3]TMIGS system is jointly developed by Beijing Jiaotong University, Beijing Municipal Engineering Research Institute, and Beijing Sotong Zifeng Communication Engineering Technology Co., Ltd. The...
lwslxh Industrial Control Electronics
STM8L enters Halt mode. Where does the program return after being awakened by an interrupt and exiting the interrupt?
I have a basic question. I looked through the reference manual but couldn't find the answer. When STM8L enters Halt mode and is awakened by an interrupt, where does the program return to after exiting...
jiyiche stm32/stm8
Please tell me the function of these resistors
[img]http://hi.eeworld.net/attachment/201004/20/3276840_1271745733hZ5e.jpg[/img]1. What is the role of the two 15K resistors in the second stage op amp in this figure? Do they provide bias for the sec...
dudu2000 Embedded System
Is the 430 downloader powered when in use?
Is the 430 downloader powered when in use? Why can't I download the program, but can simulate it? Why?...
MSP430ZJZ MCU
Can vias be placed on pads?
I am making an RF board, and I use 0402 for resistor and capacitor packages. I put 0.2mm vias on the pads of the 0402 package, and covered the vias with oil. Is this OK? Although there will be no tin ...
943614033 PCB Design
How do you test the chip driver code you write?
I specialize in FPGA chip driver code, but I have written the code, but the chip FPGA is not yet finished. Is there any way to verify whether the code I wrote is correct? How do you usually test it?...
shangyl Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 767  2592  2150  2098  455  16  53  44  43  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号