An on channel conducts current equally well in both
directions. In the off state each channel blocks voltages up
to the power supply rails. An enable (EN) function allows the
user to reset the multiplexer/demultiplexer to all switches off
for stacking several devices. All control inputs, address (A
x
)
and enable (EN) are TTL compatible over the full specified
operating temperature range.
Applications for the DG406, DG407 include high speed data
acquisition, audio signal switching and routing, ATE
systems, and avionics. High performance and low power
dissipation make them ideal for battery operated and
remote instrumentation applications.
Designed in the 44 V silicon-gate CMOS process, the
absolute maximum voltage rating is extended to 44 V,
allowing operation with ± 20 V supplies. Additionally
single (12 V) supply operation is allowed. An epitaxial layer
prevents latchup.
For applications information please request documents
70601 and 70604.
FEATURES
•
•
•
•
•
•
•
Low on-resistance - R
DS(on)
: 50
Low charge injection - Q: 15 pC
Fast transition time - t
TRANS
: 200 ns
Low power: 0.2 mW
Single supply capability
44 V supply max. rating
Material categorization:
For definitions of compliance please see
www.vishay.com/doc?99912
Available
Available
Note
*
This datasheet provides information about parts that are
RoHS-compliant and/or parts that are non-RoHS-compliant. For
example, parts with lead (Pb) terminations are not RoHS-compliant.
Please see the information/tables in this datasheet for details.
BENEFITS
•
•
•
•
•
•
Higher accuracy
Reduced glitching
Improved data throughput
Reduced power consumption
Increased ruggedness
Wide supply ranges: ± 5 V to ± 20 V
APPLICATIONS
•
•
•
•
•
•
•
Data acquisition systems
Audio signal routing
Medical instrumentation
ATE systems
Battery powered systems
High-rel systems
Single supply systems
FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION
DG406
Dual-In-Line and SOIC Wide-Body
V+
NC
NC
S
16
S
15
S
14
S
13
S
12
S
11
S
10
S
9
GND
NC
A
3
1
2
3
4
5
6
7
8
9
10
11
12
13
14
Top View
Decoders/Drivers
28
27
26
25
24
23
22
21
20
19
18
17
16
15
D
V-
S
8
S
7
S
6
S
5
S
4
S
3
S
2
S
1
EN
A
0
A
1
A
2
DG407
V+
D
b
NC
S
8b
S
7b
S
6b
S
5b
S
4b
S
3b
S
2b
S
1b
GND
NC
NC
Dual-In-Line and SOIC Wide-Body
1
2
3
4
5
6
7
8
9
10
11
12
13
14
Top View
Decoders/Drivers
2
28
27
26
25
24
23
22
21
20
19
18
17
16
15
D
a
V-
S
8a
S
7a
S
6a
S
5a
S
4a
S
3a
S
2a
S
1a
EN
A
0
A
1
A
2
S13-2518-Rev. K, 09-Dec-13
Document Number: 70061
1
For technical questions, contact:
analogswitchsupport@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
DG406, DG407
www.vishay.com
FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION
DG406
S 16
Vishay Siliconix
DG407
S 8b
S8
PLCC and LCC
NC
NC
V+
V-
D
PLCC and LCC
S 8a
D
b
Da
NC
V+
V-
4
3
2
1
28 27 26
4
3
2
1
28 27 26
S
15
S
14
S
13
S
12
S
11
S
10
S
9
5
6
7
8
9
10
11
Decoders/Drivers
12 13 14 15 16 17 18
A3
A2
A1
A0
GND
NC
EN
25
24
23
22
21
20
19
S
7
S
6
S
5
S
4
S
3
S
2
S
1
S
7b
S
6b
S
5b
S
4b
S
3b
S
2b
S
1b
5
6
7
8
9
10
11
Decoders/Drivers
12 13 14 15 16 17 18
A2
A1
A0
GND
NC
NC
EN
25
24
23
22
21
20
19
S
7a
S
6a
S
5a
S
4a
S
3a
S
2a
S
1a
Top View
Top View
TRUTH TABLE
(DG406)
A
3
X
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
A
2
X
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
A
1
X
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
A
0
X
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
EN
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
ON SWITCH
None
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
TRUTH TABLE
(DG407)
A
2
X
0
0
0
0
1
1
1
1
A
1
X
0
0
1
1
0
0
1
1
A
0
X
0
1
0
1
0
1
0
1
EN
0
1
1
1
1
1
1
1
1
ON SWITCH PAIR
None
1
2
3
4
5
6
7
8
Notes
• Logic “0” = V
AL
0.8 V
• Logic “1” = V
AH
2.4 V
• X = Do not Care
ORDERING INFORMATION
(DG406)
TEMP. RANGE
PACKAGE
28-Pin Plastic DIP
-40 °C to 85 °C
28-Pin PLCC
28-Pin Widebody SOIC
PART NUMBER
DG406DJ,
DG406DJ-E3
DG406DN,
DG406DN-T1-E3
DG406DW,
DG406DW-E3,
DG406DW-T1-E3
ORDERING INFORMATION
(DG407)
TEMP. RANGE
PACKAGE
28-Pin Plastic DIP
-40 °C to 85 °C
28-Pin PLCC
28-Pin Widebody SOIC
PART NUMBER
DG407DJ,
DG407DJ-E3
DG407DN,
DG407DN-T1-E3
DG407DW,
DG407DW-E3,
DG407DW-T1-E3
Note
•
-T1 indicates Tape and Reel, -E3 indicates Lead-Free and RoHS Compliant, NO -E3 indicates standard Tin/Lead finish.
S13-2518-Rev. K, 09-Dec-13
Document Number: 70061
2
For technical questions, contact:
analogswitchsupport@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
DG406, DG407
www.vishay.com
Vishay Siliconix
LIMIT
V+ to V
-
f
44
-25
(V-) - 2 to (V+) + 2 V
or 20 mA, whichever occurs first
30
100
-65 to 150
-65 to 125
625
450
450
mW
V
GND to V-
UNIT
ABSOLUTE MAXIMUM RATINGS
PARAMETER
Voltages Referenced to V-
Digital
Inputs
a
,
V
S
, V
D
Current (Any terminal)
Peak Current, S or D (Pulsed at 1 ms, 10 % duty cycle max.)
Storage Temperature
(AK, AZ Suffix)
(DJ, DN Suffix)
28-Pin Plastic DIP
b
Power Dissipation
(Package)
b
28-Pin Plastic
PLCC
c
28-Pin Widebody SOIC
mA
°C
Notes
a. Signals on SX, DX or INX exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
b. All leads soldered or welded to PC board.
c. Derate 6 mW/°C above 75 °C.
d. Derate 12 mW/°C above 75 °C.
e. Derate 13.5 mW/°C above 75 °C.
f. Also applies when V- = GND
S13-2518-Rev. K, 09-Dec-13
Document Number: 70061
3
For technical questions, contact:
analogswitchsupport@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
DG406, DG407
www.vishay.com
Vishay Siliconix
SPECIFICATIONS
a
PARAMETER
SYMBOL
TEST CONDITIONS
UNLESS OTHERWISE
SPECIFIED
V+ = 15 V, V- = -15 V
V
AL
= 0.8 V, V
AH
= 2.4 V
f
D SUFFIX
-40 °C TO 85 °C
TEMP.
b
TYP.
c
MIN.
d
MAX.
d
UNIT
Analog Switch
Analog Signal Range
e
Drain-Source
On-Resistance
R
DS(on)
Matching Between
Channels
g
Source Off Leakage Current
V
ANALOG
R
DS(on)
R
DS(on)
I
S(off)
V
EN
= 0 V
V
D
= ± 10 V
V
S
= ± 10 V
DG406
DG407
V
S
= V
D
= ± 10
sequence each
switch on
DG406
DG407
V
D
= ± 10 V, I
S
= -10 mA
sequence each switch on
V
D
= ± 10 V
Full
Room
Full
Room
Room
Full
Room
Full
Room
Full
Room
Full
Room
Full
Full
Full
V
A
= 2.4 V, 15 V
V
EN
= 0 V, 2.4 V, V
A
= 0 V
f = 1 MHz
Full
Full
Room
Room
Full
Room
Full
Room
see figure 3
Enable Turn-Off Time
Charge Injection
Off Isolation
h
Source Off Capacitance
Drain Off Capacitance
Drain On Capacitance
Power Supplies
Positive Supply Current
Negative Supply Current
Positive Supply Current
Negative Supply Current
I+
V
EN
= V
A
= 0 or 5 V
I-
I+
V
EN
= 2.4 V, V
A
= 0 V
I-
Room
Full
Room
Full
Room
Full
Room
Full
-0.01
-0.01
13
-
-0.01
-
50
-
-
-1
-10
-
-
-20
-20
30
75
-
-
500
700
-
-
μA
t
OFF(EN)
Q
OIRR
C
S(off)
C
D(off)
C
D(on)
V
S
= 0 V, C
L
= 1 nF, R
S
= 0
V
EN
= 0 V, R
L
= 1 k
f = 100 kHz
V
EN
= 0 V, V
S
= 0 V, f = 1 MHz
V
EN
= 0 V
V
D
= 0 V
f = 1 MHz
DG407
DG406
DG407
Full
Room
Full
Room
Room
Room
Room
Room
Room
Room
-
50
50
5
0.01
0.01
0.04
0.04
0.04
0.04
0.04
0.04
0.04
0.04
-
-
-
-
7
200
-
50
-
150
-
70
-
15
-69
8
130
65
140
70
-15
-
-
-
-0.5
-5
-1
-40
-1
-20
-1
-40
-1
-20
2.4
-
-1
-1
-
-
-
25
10
-
-
-
-
-
-
-
-
-
-
-
15
100
125
-
0.5
5
1
40
1
20
1
40
1
20
-
0.8
1
1
-
350
450
-
-
200
400
150
300
-
-
-
-
-
-
-
pF
pC
dB
ns
nA
V
%
Drain Off Leakage Current
I
D(off)
Drain On Leakage Current
I
D(on)
Digital Control
Logic High Input Voltage
Logic Low Input Voltage
Logic High Input Current
Logic Low Input Current
Logic Input Capacitance
Dynamic Characteristics
Transition Time
Break-Before-Make Interval
Enable Turn-On Time
t
TRANS
t
OPEN
t
ON(EN)
see figure 2
see figure 4
V
INH
V
INL
I
AH
I
AL
C
in
V
μA
pF
S13-2518-Rev. K, 09-Dec-13
Document Number: 70061
4
For technical questions, contact:
analogswitchsupport@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT
www.vishay.com/doc?91000
DG406, DG407
www.vishay.com
Vishay Siliconix
TEST CONDITIONS
UNLESS OTHERWISE
SPECIFIED
V+ = 12 V, V- = 0 V
V
AL
= 0.8 V, V
AH
= 2.4 V
f
D SUFFIX
-40 °C TO 85 °C
TEMP.
b
TYP.
c
MIN.
d
MAX.
d
UNIT
SPECIFICATIONS
a
(for Single Supply)
PARAMETER
SYMBOL
Analog Switch
Analog Signal Range
e
Drain-Source
On-Resistance
R
DS(on)
Matching Between
Channels
g
Source Off Leakage Current
Drain Off Leakage Current
Drain On Leakage Current
Dynamic Characteristics
Switching Time of Multiplexer
Enable Turn-On Time
Enable Turn-Off Time
Charge Injection
Power Supplies
Positive Supply Current
Negative Supply Current
I+
V
EN
= 0 V or 5 V, V
A
= 0 V or 5 V
I-
Room
Full
Room
Full
13
-
-0.01
-0.01
-
-
-20
-20
30
75
-
-
μA
t
OPEN
t
ON(EN)
t
OFF(EN)
Q
V
S1
= 8 V, V
S8
= 0 V, V
IN
= 2.4 V
V
INH
= 2.4 V, V
INL
= 0 V
V
S1
= 5 V
C
L
= 1 nF, V
S
= 6 V, R
S
= 0
Room
Room
Room
Room
300
250
150
20
-
-
-
-
450
600
300
-
pC
ns
V
ANALOG
R
DS(on)
R
DS(on)
I
S(off)
I
D(off)
I
D(on)
V
D
= 3 V, 10 V, I
S
= -1 mA
sequence each switch on
V
EN
= 0 V
V
D
= 10 V or 0.5 V
V
S
= 0.5 V or 10 V
V
S
= V
D
= ± 10 V
sequence each
switch on
Full
Room
Room
Room
DG406
DG407
DG406
DG407
Room
Room
Room
Room
-
90
5
0.01
0.04
0.04
0.04
0.04
0
-
-
-
-
-
-
-
12
120
-
-
-
-
-
-
nA
V
%
Notes
a. Refer to PROCESS OPTION FLOWCHART.
b. Room = 25 °C, Full = as determined by the operating temperature suffix.
c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
e. Guaranteed by design, not subject to production test.
f. V
IN
= input voltage to perform proper function.
g.
R
DS(on)
= R
DS(on)
max. - R
DS(on)
min.
h. Worst case isolation occurs on Channel 4 due to proximity to the drain pin.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation
of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect device reliability.
S13-2518-Rev. K, 09-Dec-13
Document Number: 70061
5
For technical questions, contact:
analogswitchsupport@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
Use AD to sample the raised sine value after the conditioning circuit, and change it between 0.2-2.8V at 50HZ. I want to use AD to detect the zero-crossing signal, but it is inevitable that the voltag...
The nand flash I am using now is Samsung's K9K8G08U0A, which is connected and controlled through the GPIO port of the microcontroller. I want to directly erase all the addresses of the flash through t...
1. Why can't I find C2000 F28027 when I create a new project? There are only custom and generic. 2. Where is the compiler? There is no compilation. 3. Why does the small icon of the project I created ...
I would like to ask all the experts here: If the same interrupt is encountered again in an interrupt service routine, will it be responded to again? The flag bit has been cleared when entering the int...
How can I change the volume of the WIN CE system? I changed the "Volume" item under [HKEY_CURRENT_USER\ControlPanel\Volume] in the registry, but the sound didn't seem to change after changing it. Do I...
DSP and ARM Processors
京公网安备 11010802033920号
EEWORLD
