AT28C010E-20JI datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> AT28C010E-20JI

AT28C010E-20JI: DescriptionEEPROM 120NS IND TEMP PKG- 200NS IND TEMP; Categorystorage storage; File Size359KB，16 Pages; ManufacturerAtmel (Microchip)

Download Datasheet Parametric View All

AT28C010E-20JI Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	AT28C010E-20JI	-	-	View	Buy Now

AT28C010E-20JI Overview

EEPROM 120NS IND TEMP PKG- 200NS IND TEMP

AT28C010E-20JI Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Atmel (Microchip)
Parts packaging code	QFJ
package instruction	QCCJ, LDCC32,.5X.6
Contacts	32
Reach Compliance Code	unknown
ECCN code	EAR99
Maximum access time	200 ns
Other features	AUTOMATIC WRITE
command user interface	NO
Data polling	YES
Durability	100000 Write/Erase Cycles
JESD-30 code	R-PQCC-J32
JESD-609 code	e0
length	13.97 mm
memory density	1048576 bit
Memory IC Type	EEPROM
memory width	8
Humidity sensitivity level	2
Number of functions	1
Number of terminals	32
word count	131072 words
character code	128000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	128KX8
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	QCCJ
Encapsulate equivalent code	LDCC32,.5X.6
Package shape	RECTANGULAR
Package form	CHIP CARRIER
page size	128 words
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	225
power supply	5 V
Programming voltage	5 V
Certification status	Not Qualified
Maximum seat height	3.556 mm
Maximum standby current	0.0002 A
Maximum slew rate	0.04 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
switch bit	YES
width	11.43 mm
Maximum write cycle time (tWC)	10 ms

Preview

Download Datasheet

View All

Features

•

Fast Read Access Time – 120 ns

•

Automatic Page Write Operation

– Internal Address and Data Latches for 128 Bytes

– Internal Control Timer

Fast Write Cycle Time

– Page Write Cycle Time – 10 ms Maximum

– 1 to 128-byte Page Write Operation

Low Power Dissipation

– 40 mA Active Current

– 200 µA CMOS Standby Current

Hardware and Software Data Protection

DATA Polling for End of Write Detection

High Reliability CMOS Technology

– Endurance: 10

or 10

Cycles

– Data Retention: 10 Years

Single 5V

10% Supply

CMOS and TTL Compatible Inputs and Outputs

JEDEC Approved Byte-wide Pinout

Industrial Temperature Ranges

Green (Pb/Halide-free) Packaging Option Only

•

1-megabit

(128K x 8)

Paged Parallel

EEPROM

AT28C010

•

1. Description

The AT28C010 is a high-performance electrically-erasable and programmable read-

only memory. Its 1 megabit of memory is organized as 131,072 words by 8 bits. Man-

ufactured with Atmel’s advanced nonvolatile CMOS technology, the device offers

access times to 120 ns with power dissipation of just 220 mW. When the device is

deselected, the CMOS standby current is less than 200 µA.

The AT28C010 is accessed like a Static RAM for the read or write cycle without the

need for external components. The device contains a 128-byte page register to allow

writing of up to 128 bytes simultaneously. During a write cycle, the address and 1 to

128 bytes of data are internally latched, freeing the address and data bus for other

operations. Following the initiation of a write cycle, the device will automatically write

the latched data using an internal control timer. The end of a write cycle can be

detected by DATA polling of I/O7. Once the end of a write cycle has been detected a

new access for a read or write can begin.

Atmel’s AT28C010 has additional features to ensure high quality and manufacturabil-

ity. The device utilizes internal error correction for extended endurance and improved

data retention characteristics. An optional software data protection mechanism is

available to guard against inadvertent writes. The device also includes an extra

128 bytes of EEPROM for device identification or tracking.

0353I–PEEPR–08/09

AT28C010

3. Block Diagram

4. Device Operation

4.1

Read

The AT28C010 is accessed like a Static RAM. When CE and OE are low and WE is high, the

data stored at the memory location determined by the address pins is asserted on the outputs.

The outputs are put in the high impedance state when either CE or OE is high. This dual-line

control gives designers flexibility in preventing bus contention in their system.

4.2

Byte Write

A low pulse on the WE or CE input with CE or WE low (respectively) and OE high initiates a write

cycle. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is

latched by the first rising edge of CE or WE. Once a byte write has been started it will automati-

cally time itself to completion. Once a programming operation has been initiated and for the

duration of t

, a read operation will effectively be a polling operation.

4.3

Page Write

The page write operation of the AT28C010 allows 1 to 128 bytes of data to be written into the

device during a single internal programming period. A page write operation is initiated in the

same manner as a byte write; the first byte written can then be followed by 1 to 127 additional

bytes. Each successive byte must be written within 150 µs (t

BLC

) of the previous byte. If the t

BLC

limit is exceeded the AT28C010 will cease accepting data and commence the internal program-

ming operation. All bytes during a page write operation must reside on the same page as

defined by the state of the A7 - A16 inputs. For each WE high to low transition during the page

write operation, A7 - A16 must be the same.

The A0 to A6 inputs are used to specify which bytes within the page are to be written. The bytes

may be loaded in any order and may be altered within the same load period. Only bytes which

are specified for writing will be written; unnecessary cycling of other bytes within the page does

not occur.

4.4

DATA Polling

The AT28C010 features DATA Polling to indicate the end of a write cycle. During a byte or page

write cycle an attempted read of the last byte written will result in the complement of the written

data to be presented on I/O

. Once the write cycle has been completed, true data is valid on all

outputs, and the next write cycle may begin. DATA Polling may begin at anytime during the write

cycle.

0353I–PEEPR–08/09

4.5

Toggle Bit

In addition to DATA Polling the AT28C010 provides another method for determining the end of a

write cycle. During the write operation, successive attempts to read data from the device will

result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop tog-

gling and valid data will be read. Reading the toggle bit may begin at any time during the write

cycle.

4.6

Data Protection

If precautions are not taken, inadvertent writes may occur during transitions of the host system

power supply. Atmel

has incorporated both hardware and software features that will protect the

memory against inadvertent writes.

4.6.1

Hardware Protection

Hardware features protect against inadvertent writes to the AT28C010 in the following ways: (a)

sense – if V

is below 3.8V (typical) the write function is inhibited; (b) V

power-on delay –

once V

has reached 3.8V the device will automatically time out 5 ms (typical) before allowing

a write; (c) write inhibit – holding any one of OE low, CE high or WE high inhibits write cycles;

and (d) noise filter—pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a

write cycle.

Software Data Protection

A software controlled data protection feature has been implemented on the AT28C010. When

enabled, the software data protection (SDP), will prevent inadvertent writes. The SDP feature

may be enabled or disabled by the user; the AT28C010 is shipped from Atmel with SDP

disabled.

SDP is enabled by the host system issuing a series of three write commands; three specific

bytes of data are written to three specific addresses (refer to Software Data Protection Algo-

rithm). After writing the 3-byte command sequence and after t

the entire AT28C010 will be

protected against inadvertent write operations. It should be noted, that once protected the host

may still perform a byte or page write to the AT28C010. This is done by preceding the data to be

written by the same 3-byte command sequence used to enable SDP.

Once set, SDP will remain active unless the disable command sequence is issued. Power transi-

tions do not disable SDP and SDP will protect the AT28C010 during power-up and power-down

conditions. All command sequences must conform to the page write timing specifications. The

data in the enable and disable command sequences is not written to the device and the memory

addresses used in the sequence may be written with data in either a byte or page write

operation.

After setting SDP, any attempt to write to the device without the 3-byte command sequence will

start the internal write timers. No data will be written to the device; however, for the duration of

, read operations will effectively be polling operations.

4.6.2

4.7

Device Identification

An extra 128 bytes of EEPROM memory are available to the user for device identification. By

raising A9 to 12V

0.5V and using address locations 1FF80H to 1FFFFH the bytes may be writ-

ten to or read from in the same manner as the regular memory array.

4.8

Optional Chip Erase Mode

The entire device can be erased using a 6-byte software code. Please see Software Chip Erase

application note for details.

AT28C010

0353I–PEEPR–08/09

Recommended Resources

Mobile phone production of remote home appliance remote control circuit diagram

Household small TV transmitter circuit diagram

Input protection circuit

Sawtooth wave pulse signal generator circuit using XR-2207

Compact non-contact refrigerator time delay protector circuit

Oxygen inhalation machine circuit diagram

I modified WINCE500\PUBLIC\COMMON\OAK\DRIVERS\TOUCH\TCHMAIN\tchmain.c, but why is the corresponding generated touch.dl: It stands to reason that if I "build current project" for the above project, the corresponding dll should be generated, but it is not. Why? What should I do?...; laopo163 Embedded System

What kind of cameras does MicroPython support?: I want to add a camera to the pyboard, what should I do?...; mybag1 MicroPython Open Source section

I have a Linux job and I am looking for help from friends in Xi'an: There is a job about Linux, looking for friends in Xi'an to help, remuneration to be discussed. QQ 522690717...; zheng522 Recruitment

2812 AD conversion problem!: I designed a circuit using 2812, but no matter how high the input voltage is for AD conversion, the value in the register is always fixed, just like AD is not working! But I have debugged the conversi...; zjufiber Microcontroller MCU

Ask about wince memory copy problem: I have a question. In WINCE, I used HalAllocateCommonBuffer to apply for a piece of memory for DMA transmission, and then used memcpy to copy the contents of this memory to another area. Now I find th...; 懒骨头 Embedded System

[Problem Feedback] Anlu TangDynasty constraint file and code formatting issues: 1. During today's test, I found that there can only be one constraint file (.adc) in a TangDynasty project. For example, if there is already a .adc constraint file in the project, if you click Add ADC...; littleshrimp FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components