EEWORLDEEWORLDEEWORLD

Part Number

Search

A40MX02-3VQ80

Description
Development Software
CategoryProgrammable logic devices    Programmable logic   
File Size7MB,142 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric View All

A40MX02-3VQ80 Online Shopping

Suppliers Part Number Price MOQ In stock  
A40MX02-3VQ80 - - View Buy Now

A40MX02-3VQ80 Overview

Development Software

A40MX02-3VQ80 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerMicrosemi
Parts packaging codeQFP
package instruction1 MM HEIGHT, PLASTIC, VQFP-80
Contacts80
Reach Compliance Codeunknown
Other featuresALSO OPERATES AT 5V SUPPLY
maximum clock frequency109 MHz
Combined latency of CLB-Max1.7 ns
JESD-30 codeS-PQFP-G80
JESD-609 codee0
length14 mm
Humidity sensitivity level3
Configurable number of logic blocks295
Equivalent number of gates3000
Number of terminals80
Maximum operating temperature70 °C
Minimum operating temperature
organize295 CLBS, 3000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeTQFP
Package shapeSQUARE
Package formFLATPACK, THIN PROFILE
Peak Reflow Temperature (Celsius)225
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width14 mm
Revision 11
40MX and 42MX FPGA Families
Features
High Capacity
Single-Chip ASIC Alternative
3,000 to 54,000 System Gates
Up to 2.5 kbits Configurable Dual-Port SRAM
Fast Wide-Decode Circuitry
Up to 202 User-Programmable I/O Pins
5.6 ns Clock-to-Out
250 MHz Performance
5 ns Dual-Port SRAM Access
100 MHz FIFOs
7.5 ns 35-Bit Address Decode
HiRel Features
Commercial, Industrial, Automotive,
Temperature Plastic Packages
and
Military
Commercial, Military Temperature, and MIL-STD-883
Ceramic Packages
QML Certification
Ceramic Devices Available to DSCC SMD
Mixed-Voltage Operation (5.0V or 3.3V for core and
I/Os), with PCI-Compliant I/Os
Up to 100% Resource Utilization and 100% Pin Locking
Deterministic, User-Controllable Timing
Unique In-System Diagnostic and Verification Capability
with Silicon Explorer II
Low Power Consumption
IEEE Standard 1149.1 (JTAG) Boundary Scan Testing
Ease of Integration
High Performance
Product Profile
Device
Capacity
System Gates
SRAM Bits
Logic Modules
Sequential
Combinatorial
Decode
Clock-to-Out
SRAM Modules
(64x4 or 32x8)
Dedicated Flip-Flops
Maximum Flip-Flops
Clocks
User I/O (maximum)
PCI
Boundary Scan Test (BST)
Packages (by pin count)
PLCC
PQFP
VQFP
TQFP
CQFP
PBGA
A40MX02
3,000
295
9.5 ns
147
1
57
44, 68
100
80
A40MX04
6,000
547
9.5 ns
273
1
69
44, 68, 84
100
80
A42MX09
14,000
348
336
5.6 ns
348
516
2
104
84
100, 160
100
176
A42MX16
24,000
624
608
6.1 ns
624
928
2
140
84
100, 160, 208
100
176
A42MX24
36,000
954
912
24
6.1 ns
954
1,410
2
176
Yes
Yes
84
160, 208
176
A42MX36
54,000
2,560
1,230
1,184
24
6.3 ns
10
1,230
1,822
6
202
Yes
Yes
208, 240
208, 256
272
May 2012
© 2012 Microsemi Corporation
i

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 29  615  2545  1461  2663  1  13  52  30  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号