EEWORLDEEWORLDEEWORLD

Part Number

Search

DEDC2180KA5N00

Description
Film Capacitors 0,018 63VV
CategoryPassive components    capacitor   
File Size729KB,20 Pages
ManufacturerKEMET
Websitehttp://www.kemet.com
Environmental Compliance
Download Datasheet Parametric View All

DEDC2180KA5N00 Online Shopping

Suppliers Part Number Price MOQ In stock  
DEDC2180KA5N00 - - View Buy Now

DEDC2180KA5N00 Overview

Film Capacitors 0,018 63VV

DEDC2180KA5N00 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerKEMET
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresRATED AC VOLTAGE (V): 40
capacitance0.018 µF
Capacitor typeFILM CAPACITOR
dielectric materialsPOLYETHYLENE NAPHTHALATE
high1.8 mm
length4.7 mm
Installation featuresSURFACE MOUNT
negative tolerance10%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingTR
positive tolerance10%
Rated (AC) voltage (URac)40 V
Rated (DC) voltage (URdc)63 V
GuidelineAEC-Q200
size code1812
surface mountYES
Terminal shapeWRAPAROUND
width3.3 mm
Surface Mount Polyethylene Naphthalate (PEN) Film Capacitor
LDE, Unencapsulated Stacked Chip,
Size 1206 – 6054, 50 – 1,000 VDC (Automotive Grade)
Overview
Polyethylene naphthalate (PEN) film capacitor for surface
mounting which meets the demanding Automotive
Electronics Council's AEC–Q200 qualification requirements.
Applications
Typical applications include filtering, timing, bypassing and
coupling. LDE is a general purpose series designed for the
highest reliability and high temperature service. Not suitable
for across-the-line application (see suppressor capacitors).
Benefits
• Rated voltage: 50 – 1,000 VDC
• Rated voltage: 40 – 250 VAC
• Capacitance range: 0.001 – 4.7 µF
• EIA size: 1206 – 6054
• Capacitance tolerance: ±10%, ±20%, ±5% on request
• Climatic category: 55/125/56
• RoHS Compliant and lead-free terminations
• Operating temperature range of −55°C to +125°C
• Automotive (AEC–Q200) grades available
Part Number System
LDE
Series
Metallized
PEN
C
Rated Voltage
(VDC)
C = 50
D = 63
E = 100
I = 250
M = 400
P = 630
Q = 1,000
C
Size Code
See
Dimension
Table
2560
Capacitance
Code (pF)
Digits two –
four indicate
the first three
digits of the
capacitance
value.
First digit
indicates the
number of
zeros to be
added.
M
Capacitance
Tolerance
K = ±10%
M = ±20%
J = ±5% on
request
A
Dielectric
A = PEN
5
Version
5 = Standard
0 = Miniature
N
Packaging
See Ordering
Options Table
00
Internal Use
00 (Standard)
One world. One KEMET
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 • 864-963-6300 • www.kemet.com
F3078_LDE • 7/31/2017
1
LM3S9B96 uses PLL as the main clock 66.7M is slower than 50M
Just transplanted ucos2 on the development board. Then I changed the clock division and found that it could reach 100M. So I looked at the OSIdleCtrMax value of the idle task at 100M.SysCtlClockSet(SY...
weirgu Microcontroller MCU
High internal resistance design reference, don’t understand?
This is the design reference of ADI's pH meter. The parameters say that it can measure 1GΩ internal resistance signal. The reference standard is 100MΩ. First one:This is the block diagram, there is no...
bigbat Analog electronics
Kingsoft CEO Lei Jun resigns: From now on, I will travel alone for thousands of miles
[size=5][align=center]Kingsoft CEO Lei Jun resigns: From now on, I will travel alone for thousands of miles[/align] Source: Computer News Author: Zhu Wenli Date: 2007-12-24 "I don't have any feelings....
open82977352 The Industrial Cloud
What is the difference between ARM and STM32?
They look the same, and many development boards are the same. I know a little about microcontrollers. Could any expert please take the time to explain and clear up my confusion?...
keli55 ARM Technology
Blocking vs. Non-Blocking
always @(a or b or c) beginx=c+y; //Statement 1y=a+b; //Statement 2 endThe original value of y is 5; a=1; b=1; c=3; The result of my simulation is x=5+3=8 y=1+1=2 The explanation in the document is th...
leomeng FPGA/CPLD
Double row digital tube display problem
I want to make an interface for a temperature control instrument, with two rows, the upper row is PV, the lower row is SV, but the bit code only has the lower 4 bits of port P0, and I also need to use...
mx2海贼 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2402  2437  668  2143  2741  49  50  14  44  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号