EEWORLDEEWORLDEEWORLD

Part Number

Search

9ZXL1251AKILF

Description
Clock Buffer 12-output DB1200ZL
Categorysemiconductor    Analog mixed-signal IC   
File Size372KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric Compare View All

9ZXL1251AKILF Online Shopping

Suppliers Part Number Price MOQ In stock  
9ZXL1251AKILF - - View Buy Now

9ZXL1251AKILF Overview

Clock Buffer 12-output DB1200ZL

9ZXL1251AKILF Parametric

Parameter NameAttribute value
Product CategoryClock Buffer
ManufacturerIDT (Integrated Device Technology, Inc.)
RoHSDetails
PackagingTray
Moisture SensitiveYes
Factory Pack Quantity207
12-output DB1200ZL Derivative with
Integrated 85Ω Terminations
9ZXL1251
DATASHEET
General Description
The 9ZXL1251 meets the demanding requirements of the
Intel DB1200ZL specification, including the critical low-drift
requirements of Intel CPUs. It is pin compatible to the
9ZXL1231 and integrates 24 termination resistors, saving
41mm
2
board area.
Features/Benefits
85Ω Low-power push-pull HCSL outputs; eliminate 24
resistors, save 41mm
2
of area
Pin compatible to 9ZX21201 and 9ZXL1231; easy path to
power and area savings
Space-saving 64-pin VFQFPN package
Fixed feedback path for 0ps input-to-output delay
9 Selectable SMBus Addresses; multiple devices can
share the same SMBus Segment
12 OE# pins; hardware control of each output
PLL or bypass mode; supports common and separate clock
architectures
Selectable PLL bandwidth; minimizes jitter peaking in
downstream PLL's
Spread Spectrum Compatible; tracks spreading input clock
for low EMI
-40°C to +85°C device available; supports demanding
environmental applications
Recommended Application
Buffer for Romley, Grantley and Purley Servers, solid state
storage and PCIe
Output Features
12 LP-HCSL Output Pairs w/integrated terminations (Zo =
85Ω)
Key Specifications
Cycle-to-cycle jitter <50ps
Output-to-output skew <50ps
Input-to-output delay variation <50ps
PCIe Gen3 phase jitter <1.0ps RMS
Phase jitter: QPI/UPI >=9.6GB/s <0.2ps rms
Block Diagram
OE(11:0)#
DFB_OUT_NC
Z-PLL
(SS Compatible)
DIF_IN
DIF_IN#
DIF(11:0)
HIBW_BYPM_LOBW#
100M_133M#
CKPWRGD/PD#
SMB_A0_tri
SMB_A1_tri
SMBDAT
SMBCLK
Logic
9ZXL1251 REVISION B 11/20/15
1
©2015 Integrated Device Technology, Inc.

9ZXL1251AKILF Related Products

9ZXL1251AKILF 9ZXL1251AKLFT 9ZXL1251AKLF 9ZXL1251AKILFT
Description Clock Buffer 12-output DB1200ZL Special Purpose Amplifiers 1-Chan. 12 MHz SPI Clock Buffer 12-output DB1200ZL
Product Category Clock Buffer Clock Buffer Clock Buffer Clock Buffer
Manufacturer IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.) IDT (Integrated Device Technology, Inc.)
RoHS Details Details Details Details
Packaging Tray Reel Tray Reel
Factory Pack Quantity 207 3000 207 3000
Moisture Sensitive Yes - Yes Yes
I changed the line width in the rules. The board is green, how can I draw a line with a width of 0.5 first?
I changed the line width in the rules. The board is green, how can I draw a line with a width of 0.5 first?...
free小斌 PCB Design
Dual-port RAM read and write
Environment: WINCE 5.0 Tool: EVC 4.0 Bus: ISA In addition to using third-party tools such as WINDRIVER, is it possible to access the dual-port RAM of an ISA board?...
lingjian1026 Embedded System
Question about critical warning
Recently, a critical warning appeared in the program, but I don't know how big the risk is. I beg for an answer. Critical Warning: output pin "LVDS_C" (external output clock of PLL "pll1:inst12|altpll...
3008202060 FPGA/CPLD
LM3 Development Notes_8. Serial Port Server of Telnet Protocol
It's almost the end of the year, and I'm very busy with the project. I haven't been here for a long time. Today I took some time to organize the Telnet protocol part of the serial port server I made u...
liongt Microcontroller MCU
Discussion on TI DSP application technology [Repost]
1. Clock and power supply Q: What aspects should be paid special attention to in the power supply design and clock design of DSP? Is it better to use active or passive external crystal oscillator? A: ...
呱呱 DSP and ARM Processors
2440CAM camera data transmission problem
I am using 2440CAM interface, the data format is 16bit RGB565, 8-bit data channel, what are the 8-bit data transmitted on a falling edge of PCLK? My understanding is: the 8-bit is R5+G3, and the next ...
whatseal Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1941  2726  472  1528  2464  40  55  10  31  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号