SVF532R2K1CMK4R datasheet, PDF

Datasheet> All Categories > semiconductor> The embedded processor and controller> SVF532R2K1CMK4R

SVF532R2K1CMK4R: DescriptionMicroprocessors - MPU Cortex- M4 Primary core, Cortex A5, L2 Cache, OpenVG GPU, 364 BGA package; Categorysemiconductor The embedded processor and controller; File Size2MB，128 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

SVF532R2K1CMK4R Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SVF532R2K1CMK4R	-	-	View	Buy Now

SVF532R2K1CMK4R Overview

Microprocessors - MPU Cortex- M4 Primary core, Cortex A5, L2 Cache, OpenVG GPU, 364 BGA package

SVF532R2K1CMK4R Parametric

Parameter Name	Attribute value
Product Category	Microprocessors - MPU
Manufacturer	NXP
RoHS	Details
Mounting Style	SMD/SMT
Core	ARM Cortex-M4
Number of Cores	1 Core
Data Bus Width	32 bit
Maximum Clock Frequency	400 MHz
L1 Cache Instruction Memory	16 kB
L1 Cache Data Memory	16 kB
Operating Supply Voltage	3.3 V
Maximum Operating Temperature	+ 85 C
Packaging	Reel
Data RAM Size	1 MB
I/O Voltage	3.3 V
Instruction Type	Floating Point
Interface Type	CAN, DSPI, ESAI, I2C, IrDA, UART, USB
L2 Cache Instruction / Data Memory	512 kB
Memory Type	L1 Cache, L2 Cache, SRAM
Minimum Operating Temperature	- 40 C
Moisture Sensitive	Yes
Number of Timers/Counters	4 Timer
Processor Series	VF5
Factory Pack Quantity	1000
Watchdog Timers	Watchdog Timer
Unit Weight	0.049017 oz

Preview

Download Datasheet

View All

Freescale Semiconductor

Data Sheet: Technical Data

Document Number VYBRIDRSERIESEC

Rev 7, 11/2014

VYBRIDRSERIESEC

VF3xxR, VF5xxR

Features

• Operating characteristics

– Voltage range 3 V to 3.6 V

– Temperature range(ambient) -40 °C to 85 °C

• ARM® Cortex® A5 Core features

– Up to 400 MHz ARM® Cortex® A5 core

– 32 KB/32 KB I/D L1 Cache

– 1.6 DMIPS/MHz based on ARMv7 architecture

– NEON™ MPE (Media Processing Engine) Co-

processor

– Double Precision Floating Point Unit

– 512 KB L2 cache (on selected part numbers only)

• ARM Cortex M4 Core features

– Up to 133 MHz ARM Cortex M4

– Integrated DSP capability

– 64 KB Tightly Coupled Memory (TCM)

– 16 KB/16 KB I/D L1 Cache

– 1.25 DMIPS/MHz based on ARMv7 architecture

• Clocks

– 24 MHz crystal oscillator

– 32 kHz crystal oscillator

– Internal reference clocks (128 KHz and 24 MHz)

– Phase Locked Loops (PLLs)

– Low Jitter Digital PLLs

• System debug, protection, and power management

– Various stop, wait, and run modes to provide low

power based on application needs

– Peripheral clock enable register can disable clocks to

unused modules, thereby reducing currents

– Low voltage warning and detect with selectable trip

points

– Illegal opcode and illegal address detection with

programmable reset or processor exception response

– Hardware CRC module to support fast cyclic

redundancy checks (CRC)

– 128-bit unique chip identifier

– Hardware watchdog

– External Watchdog Monitor (EWM)

– Dual DMA controller with 32 channels (with

DMAMUX)

• Debug

– Standard JTAG

– 16-bit Trace port

• Timers

– Motor control/general purpose timer (FTM)

– Periodic Interrupt Timers (PITs)

– Low-power timer (LPTMR0)

– IEEE 1588 Timer per MAC interface (part of

Ethernet Subsystem)

• Communications

– Six Universal asynchronous receivers/transmitters

(UART)/Serial communications interface (SCI) with

LIN, ISO7816, IrDA, and hardware flow control

– Four Deserial Serial peripheral interface (DSPI)

– Four Inter-Integrated Circuit (I2C) with SMBUS

support

– Dual USB OTG Controller + PHY

– Dual 4/8 bit Secure Digital Host controller

– Local Media Bus (MLB50)

– Dual 10/100 Ethernet (IEEE 1588)

– Dual FlexCAN3

• Security

– ARM TrustZone including the TZ architecture

– Secure Non-Volatile Storage (SNVS)

– Real Time Clock

– Real Time Integrity Checker (RTIC)

– TrustZone Watchdog (TZ WDOG)

– Trust Zone Address Space Controller

– Random Number Generator

– Hashing

– Secure JTAG

• Memory Interfaces

– 8/16-bit DRAM Controller with support for

LPDDR2/DDR3 - Up to 400 MHz (ECC supported

for 8-bit only and not 16-bit)

– 8/16-bit NAND Flash controller with ECC (ECC

supported for 8-bit only and not 16-bit)

– Dual Quad SPI with XIP (Execute-In-Place)

– 8/16/32-bit External bus (Flexbus)

Freescale reserves the right to change the detail specifications as may be

required to permit improvements in the design of its products.

SVF532R2K1CMK4R Related Products

	SVF532R2K1CMK4R	SVF522R2K1CMK4	SVF521R3K1CMK4	SVF532R3K1CMK4	SVF322R3K1CKU2	SVF532R2K1CMK4	SVF331R3K1CKU2	FP55SER-2083-BB	935316394518
Description	Microprocessors - MPU Cortex- M4 Primary core, Cortex A5, L2 Cache, OpenVG GPU, 364 BGA package		Microprocessors - MPU A5-400,M4,OpenVG 1.5M RA	Microprocessors - MPU A5,M4 Prim,OpenVG 1.5M	Microprocessors - MPU 1.5M M4 A5-266 Open VG	Microprocessors - MPU Cortex- M4 Primary core, Cortex A5, L2 Cache, OpenVG GPU, 364 BGA package	Microprocessors - MPU Vybrid R 32-bit MPU, ARM Cortex-A5 core, ARM Cortex-M4 core, QFP 176	Fixed Resistor, Metal Film, 0.5W, 208000ohm, 250V, 0.1% +/-Tol, 100ppm/Cel,	RISC Microprocessor
Product Category	Microprocessors - MPU	Microprocessors - MPU	Microprocessors - MPU	Microprocessors - MPU	Microprocessors - MPU	Microprocessors - MPU	Microprocessors - MPU	-	-
Manufacturer	NXP	NXP	NXP	NXP	NXP	NXP	NXP	-	-
RoHS	Details	Details	Details	Details	Details	Details	Details	-	-
Mounting Style	SMD/SMT	SMD/SMT	SMD/SMT	SMD/SMT	SMD/SMT	SMD/SMT	SMD/SMT	-	-
Core	ARM Cortex-M4	ARM Cortex A5, ARM Cortex M4	ARM Cortex A5, ARM Cortex M4	ARM Cortex A5, ARM Cortex M4	ARM Cortex A5, ARM Cortex M4	ARM Cortex-M4	ARM Cortex-M4	-	-
Data Bus Width	32 bit	32 bit	32 bit	32 bit	32 bit	32 bit	32 bit	-	-
Maximum Clock Frequency	400 MHz	400 MHz	400 MHz	400 MHz	266 MHz	400 MHz	266 MHz	-	-
Operating Supply Voltage	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	-	-
Maximum Operating Temperature	+ 85 C	+ 85 C	+ 85 C	+ 85 C	+ 85 C	+ 85 C	+ 85 C	-	-
Data RAM Size	1 MB	1 MB	1.5 MB	1.5 MB	1.5 MB	1 MB	1.5 MB	-	-
I/O Voltage	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	-	-
Interface Type	CAN, DSPI, ESAI, I2C, IrDA, UART, USB	CAN, Ethernet, I2C, I2S, SPI, UART, USB	CAN, Ethernet, I2C, I2S, SPI, UART, USB	CAN, Ethernet, I2C, I2S, SPI, UART, USB	CAN, Ethernet, I2C, I2S, SPI, UART, USB	CAN, DSPI, ESAI, I2C, IrDA, UART, USB	CAN, DSPI, ESAI, I2C, IrDA, UART, USB	-	-
Minimum Operating Temperature	- 40 C	- 40 C	- 40 C	- 40 C	- 40 C	- 40 C	- 40 C	-	-
Moisture Sensitive	Yes	-	Yes	Yes	Yes	Yes	Yes	-	-
Number of Timers/Counters	4 Timer	7 Timer	7 Timer	7 Timer	7 Timer	4 Timer	4 Timer	-	-
Processor Series	VF5	VF5xxR	VF5xxR	VF5xxR	VF3xxR	VF5	VF3	-	-
Factory Pack Quantity	1000	90	90	90	40	90	-	-	-
Unit Weight	0.049017 oz	0.049017 oz	0.049017 oz	0.049017 oz	0.065846 oz	0.049017 oz	0.065846 oz	-	-
Package / Case	-	BGA-364	BGA-364	BGA-364	LQFP-176	-	QFP-176	-	-

Recommended Resources

LC filter and LC-π filter circuitb

Spectrum display with memory function (b)

battery charger circuit

LDS-A type safety electronic mousetrap circuit

Optically isolated analog multipurpose multiplexer

1.8kHz signal generator circuit

In order to reduce ripple, can a voltage stabilizer be connected after the switching power supply?: As the title says. I have a switching power supply to power a quartz crystal oscillator circuit. In order to improve stability and reduce ripple, can I connect a 7805 to the switching power supply and...; zzfu2010 Analog electronics

About adding fonts to wince: Now I want to make my wince system display bold fonts normally. I downloaded the MSDHJ.TTF font file from the Internet. How can I compile it into nk? I did it this way. I copied MSDHJ.TTF to the direc...; tongyaobin Embedded System

Urgently seeking: :Paper: PLC-based automatic control system for pure water secondary reverse osmosis...; swt Industrial Control Electronics

[TI recommended course] #[High Precision Laboratory] Magnetic Sensor Technology#: //training.eeworld.com.cn/TI/show/course/5475...; ddllxxrr TI Technology Forum

Vllink Lite supports CMSIS-DAP V2 protocol and is open source: Another year has passed in a flash. Suddenly I found that CMSIS-DAP has V2 version, and the implementation mechanism is exactly the same as the BULK protocol I defined before, but the BOS feature is a...; le062 Embedded System

AD conversion problem of PIC16F73: AD Conversion for Beginners Read data directly at port RB The code is as follows #includepic.h#define uint unsigned int #define uchar unsigned char uint adval,ad;//void adget(uchar advel);void adintia...; xinhurenfengsl Microchip MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components