531EB890M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531EB890M000DGR

531EB890M000DGR: DescriptionLVPECL Output Clock Oscillator, 890MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531EB890M000DGR Overview

LVPECL Output Clock Oscillator, 890MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531EB890M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	890 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

L292 extended output current circuit

High frequency amplifier basic circuit

Function generator circuit with exponential digital control

Positive ramp generator circuit diagram

LED flasher circuit

CXA1191M radio circuit

ESP32, Micropython serial port send write() usage problem - thank you!: Experts, please tell me about the use of ESP32, Micropython serial port send write(): The sending requirement is: to send 5 elements in list LL starting from index 0, that is, to send the 5 elements L...; yanruiqi5678 MicroPython Open Source section

Who has time to develop a stm8l development board? I'll be the first to buy it.: I've recently fallen in love with the peripherals of stm8l, 12bit AD DA, DMA, RTC, LCD DRV, but it's a pity that it's hard to buy a development board....; xiaoyal stm32/stm8

AVR+Oscilloscope: AVR+Oscilloscope...; ou513 Microchip MCU

Vernacular Big Data and Machine Learning: This book is easy to understand and can be understood by anyone with a basic knowledge of high school mathematics. It combines a large number of cases and comics to relate highly abstract mathematics,...; arui1999 Download Centre

Dual-port RAM is often used in FPGA. What is its function?: Purpose of dual-port RAM: Data buffering. If the port clocks of RAM input and output are different, dual-port RAM can be used to buffer the clock to achieve the purpose of clock matching. If the input...; eeleader FPGA/CPLD

Let's analyze the two application circuit diagrams of LM1875 officially provided by TI.: The above one is dual power supply. The following one is single power supply. Let's analyze the function of each component. In these two pictures, each component is not redundant.[[i] This post was la...; gaoyang9992006 Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components