EEWORLDEEWORLDEEWORLD

Part Number

Search

71V67603S150BGGI

Description
SRAM 9M 3.3V PBSRAM SLOW P/L
Categorystorage   
File Size243KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

71V67603S150BGGI Online Shopping

Suppliers Part Number Price MOQ In stock  
71V67603S150BGGI - - View Buy Now

71V67603S150BGGI Overview

SRAM 9M 3.3V PBSRAM SLOW P/L

71V67603S150BGGI Parametric

Parameter NameAttribute value
Product CategorySRAM
ManufacturerIDT (Integrated Device Technology, Inc.)
RoHSDetails
Memory Size9 Mbit
Organization256 k x 36
Access Time3.8 ns
Maximum Clock Frequency150 MHz
Interface TypeParallel
Supply Voltage - Max3.465 V
Supply Voltage - Min3.135 V
Supply Current - Max325 mA
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Mounting StyleSMD/SMT
Package / CasePBGA-119
PackagingTray
Height2.15 mm
Length14 mm
Memory TypeSDR
Moisture SensitiveYes
Operating Temperature Range- 40 C to + 85 C
Factory Pack Quantity84
TypeSynchronous
Width22 mm
256K X 36, 512K X 18
IDT71V67603/Z
3.3V Synchronous SRAMs
IDT71V67803/Z
3.3V I/O, Burst Counter
Pipelined Outputs, Single Cycle Deselect
Features
256K x 36, 512K x 18 memory configurations
Supports high system speed:
– 166MHz 3.5ns clock access time
– 150MHz 3.8ns clock access time
– 133MHz 4.2ns clock access time
LBO
input selects interleaved or linear burst mode
Self-timed write cycle with global write control (GW), byte
write enable (BWE), and byte writes (BWx)
3.3V core power supply
Power down controlled by ZZ input
3.3V I/O supply (V
DDQ
)
Packaged in a JEDEC Standard 100-pin thin plastic quad
flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch
ball grid array (fBGA).
Description
The IDT71V67603/7803 are high-speed SRAMs organized as
256K x 36/512K x 18. The IDT71V67603/7803 SRAMs contain write,
data, address and control registers. Internal logic allows the SRAM to
generate a self-timed write based upon a decision which can be left until
the end of the write cycle.
The burst mode feature offers the highest level of performance to the
system designer, as the IDT71V67603/7803 can provide four cycles of
data for a single address presented to the SRAM. An internal burst address
counter accepts the first cycle address from the processor, initiating the
access sequence. The first cycle of output data will be pipelined for one
cycle before it is available on the next rising clock edge. If burst mode
operation is selected (ADV=LOW), the subsequent three cycles of output
data will be available to the user on the next three rising clock edges. The
order of these three addresses are defined by the internal burst counter
and the
LBO
input pin.
The IDT71V67603/7803 SRAMs utilize IDT’s latest high-performance
CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-
pin thin plastic quad flatpack (TQFP), a 119 ball grid array (BGA) and a 165
fine pitch ball grid array (fBGA).
Pin Description Summary
A
0
-A
18
CE
CS
0
,
CS
1
OE
GW
BWE
BW
1
,
BW
2
,
BW
3
,
BW
4
(1)
CLK
ADV
ADSC
ADSP
LBO
ZZ
I/O
0
-I/O
31
, I/O
P1
-I/O
P4
V
DD
, V
DDQ
V
SS
Address Inputs
Chip Enable
Chip Selects
Output Enable
Global Write Enable
Byte Write Enable
Individual Byte Write Selects
Clock
Burst Address Advance
Address Status (Cache Controller)
Address Status (Processor)
Linear / Interleaved Burst Order
Sleep Mode
Data Input / Output
Core Power, I/O Power
Ground
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
I/O
Supply
Supply
Synchronous
Synchronous
Synchronous
Asynchronous
Synchronous
Synchronous
Synchronous
N/A
Synchronous
Synchronous
Synchronous
DC
Asynchronous
Synchronous
N/A
N/A
5310 tbl 01
NOTE:
1.
BW
3
and
BW
4
are not applicable for the IDT71V67802.
FEBRUARY 2009
1
©2007 Integrated Device Technology, Inc.
DSC-5310/07
Schematic diagram of KeyStone DSP synchronous buck converter with VID function
A 500KHz step-down converter rated at 15A supplies the CVDD supply. The design implements VID control using a 4-wire digital interface to a VID programmer, which can be directly connected to any analo...
灞波儿奔 DSP and ARM Processors
Ask for help
I want to design a table tennis game machine: Requirements: 1. Use 8 light-emitting diodes to represent the ball; use two buttons to represent the rackets of player A and player B respectively; 2. Aft...
zschen FPGA/CPLD
【Book Collection】Microcontroller Principle and System Design
[b]Table of Contents:[/b] Chapter 1 Microcomputer Basics 1 1.1 Microcomputer Number System and Conversion 1 1.1.1 Microcomputer Number System 1 1.1.2 Conversion between Microcomputer Number Systems 4 ...
wzt MCU
Look at the USB interface
[i=s]This post was last edited by Bai Ding on 2014-10-31 20:01[/i]What do you think about the fact that the data cable of the USB interface is shorter than the power cable?...
白丁 Talking
Please help! I need some assembly programming questions for the exam. Thanks in advance!!!
1. Write a subroutine to achieve 4-byte subtraction. The input parameters are subt1(4 bytes), subt2(4 bytes), and the output parameter is right(4 bytes). The name of the subroutine is subtract. 2. Set...
99186329 Embedded System
What version of Linux should I use to learn embedded systems?
A newbie asking for advice. Hope someone can explain it in detail....
abclixu123 Linux and Android

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2930  1406  1947  2626  256  59  29  40  53  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号