EEWORLDEEWORLDEEWORLD

Part Number

Search

5AGXBA5D4F27C4N

Description
FPGA - Field Programmable Gate Array FPGA - Arria V GX 7169 LABS 336 IOs
Categorysemiconductor    Programmable logic devices   
File Size875KB,40 Pages
ManufacturerAltera (Intel)
Download Datasheet Parametric View All

5AGXBA5D4F27C4N Online Shopping

Suppliers Part Number Price MOQ In stock  
5AGXBA5D4F27C4N - - View Buy Now

5AGXBA5D4F27C4N Overview

FPGA - Field Programmable Gate Array FPGA - Arria V GX 7169 LABS 336 IOs

5AGXBA5D4F27C4N Parametric

Parameter NameAttribute value
Product CategoryFPGA - Field Programmable Gate Array
ManufacturerAltera (Intel)
RoHSDetails
ProductArria V GX
Number of Logic Elements190000
Number of Logic Array Blocks - LABs7169
Number of I/Os336 I/O
Operating Supply Voltage850 mV, 1.1 V, 1.15 V
Minimum Operating Temperature0 C
Maximum Operating Temperature+ 85 C
Mounting StyleSMD/SMT
Package / CaseFBGA-672
PackagingTray
Data Rate6.5536 Gb/s
Embedded Block RAM - EBR1173 kbit
Maximum Operating Frequency800 MHz
Moisture SensitiveYes
Number of Transceivers9 Transceiver
Factory Pack Quantity40
Total Memory12973 kbit
2015.12.21
Arria V Device Overview
Subscribe
Send Feedback
AV-51001
The Arria
®
V device family consists of the most comprehensive offerings of mid-range FPGAs ranging
from the lowest power for 6 gigabits per second (Gbps) and 10 Gbps applications, to the highest mid-
range FPGA bandwidth 12.5 Gbps transceivers.
The Arria V devices are ideal for power-sensitive wireless infrastructure equipment, 20G/40G bridging,
switching, and packet processing applications, high-definition video processing and image manipulation,
and intensive digital signal processing (DSP) applications.
Arria V Device Handbook: Known Issues
Lists the planned updates to the Arria V Device Handbook chapters.
Related Information
Key Advantages of Arria V Devices
Table 1: Key Advantages of the Arria V Device Family
Advantage
Supporting Feature
Lowest static power in its
class
• Built on TSMC's 28 nm process technology and includes an abundance of
hard intellectual property (IP) blocks
• Power-optimized MultiTrack routing and core architecture
• Up to 50% lower power consumption than the previous generation
device
• Lowest power transceivers of any midrange family
Improved logic integration • 8-input adaptive logic module (ALM)
and differentiation capabil‐ • Up to 38.38 megabits (Mb) of embedded memory
ities
• Variable-precision digital signal processing (DSP) blocks
Increased bandwidth
capacity
Hard processor system
(HPS) with integrated
ARM
®
Cortex
-A9
MPCore processor
• Serial data rates up to 12.5 Gbps
• Hard memory controllers
• Tight integration of a dual-core ARM Cortex-A9 MPCore processor,
hard IP, and an FPGA in a single Arria V system-on-a-chip (SoC)
• Supports over 128 Gbps peak bandwidth with integrated data coherency
between the processor and the FPGA fabric
2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html.
Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
©
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134
Development of IC bus and IC configuration and simulation
This article mainly introduces the development of IC bus and IC configuration and simulation to simplify the communication between the master and slave devices on the bus. The application examples pro...
tiankai001 MCU
How do you perform system requirement analysis in SOPC?
We know that before designing a SOPC system, we must determine the system requirements, such as the computing power required by the application system, the required bandwidth and throughput, the requi...
shilaike FPGA/CPLD
Principle and Analysis of PFC
Principle and Analysis of PFC...
tonytong Power technology
Dear prawns, please help me~
I want to make a board that uses a single-chip microcomputer to control a stepper motor. Can you recommend me some relatively affordable chips? I searched online and everyone has their own advantages....
waytosun Embedded System
TI's technology or chips in WIFI modules
I want to know about TI's WIFI module technology or the core sequence of the chip. I hope someone who knows can answer me! Thanks in advance...
chenglihua TI Technology Forum
【User Manual】BlueNRG-MS Development Kit
This article describes the BlueNRG-MS development kit and the corresponding hardware and software components. The BlueNRG-MS is an ultra-low-power Bluetooth Low Energy (BLE) single-mode network proces...
谍纸天眼 ST - Low Power RF

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1647  3  2308  734  90  34  1  47  15  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号