EEWORLDEEWORLDEEWORLD

Part Number

Search

5P49V5901B639NLGI8

Description
Clock u0026 Timer Development Tools 5P49V5901 Programr 12kHz to 20MHz 0.7ps
Categorysemiconductor    Analog mixed-signal IC   
File Size437KB,37 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

5P49V5901B639NLGI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
5P49V5901B639NLGI8 - - View Buy Now

5P49V5901B639NLGI8 Overview

Clock u0026 Timer Development Tools 5P49V5901 Programr 12kHz to 20MHz 0.7ps

5P49V5901B639NLGI8 Parametric

Parameter NameAttribute value
Product CategoryClock Generators & Support Products
ManufacturerIDT (Integrated Device Technology, Inc.)
RoHSDetails
PackagingReel
Factory Pack Quantity2500
Programmable Clock Generator
5P49V5901
DATASHEET
Description
The 5P49V5901 is a programmable clock generator intended
for high performance consumer, networking, industrial,
computing, and data-communications applications.
Configurations may be stored in on-chip One-Time
Programmable (OTP) memory or changed using I
2
C
interface. This is IDTs fifth generation of programmable clock
technology (VersaClock
®
5).
The frequencies are generated from a single reference clock.
The reference clock can come from one of the two redundant
clock inputs. A glitchless manual switchover function allows
one of the redundant clocks to be selected during normal
operation.
Two select pins allow up to 4 different configurations to be
programmed and accessible using processor GPIOs or
bootstrapping. The different selections may be used for
different operating modes (full function, partial function, partial
power-down), regional standards (US, Japan, Europe) or
system production margin testing.
The device may be configured to use one of two I
2
C
addresses to allow multiple devices to be used in a system.
Features
Generates up to four independent output frequencies
High performance, low phase noise PLL, <0.7 ps RMS
typical phase jitter on outputs:
– PCIe Gen1, 2, 3 compliant clock capability
– USB 3.0 compliant clock capability
– 1 GbE and 10 GbE
Four fractional output dividers (FODs)
Independent Spread Spectrum capability on each output
pair
Four banks of internal non-volatile in-system
programmable or factory programmable OTP memory
I
2
C serial programming interface
One reference LVCMOS output clock
Four universal output pairs:
– Each configurable as one differential output pair or two
LVCMOS outputs
I/O Standards:
– Single-ended I/Os: 1.8V to 3.3V LVCMOS
– Differential I/Os - LVPECL, LVDS and HCSL
Pin Assignment
OUT0_SEL_I2CB
Input frequency ranges:
– LVCMOS Reference Clock Input (XIN/REF) – 1MHz to
200MHz
– LVDS, LVPECL, HCSL Differential Clock Input (CLKIN,
CLKINB) – 1MHz to 350MHz
– Crystal frequency range: 8MHz to 40MHz
OUT1B
V
DDO
0
V
DDO
1
OUT1
V
DDD
Output frequency ranges:
V
DDO
2
OUT2
OUT2B
V
DDO
3
OUT3
OUT3B
CLKIN
CLKINB
XOUT
XIN/REF
V
DDA
CLKSEL
24 23 22 21 20 19
1
18
2
3
4
5
6
7
8
9
17
– LVCMOS Clock Outputs – 1MHz to 200MHz
– LVDS, LVPECL, HCSL Differential Clock Outputs –
1MHz to 350MHz
EPAD
16
15
14
Individually selectable output voltage (1.8V, 2.5V, 3.3V) for
each output pair
13
10 11 12
24-pin VFQFPN
1
Redundant clock inputs with manual switchover
Programmable loop bandwidth
Programmable output to output skew
Programmable slew rate control
Programmable crystal load capacitance
Individual output enable/disable
Power-down mode
1.8V, 2.5V or 3.3V core V
DDD
, V
DDA
Available in 24-pin VFQFPN 4mm x 4mm package
-40° to +85°C industrial temperature operation
©2017 Integrated Device Technology, Inc.
SEL1/SDA
SEL0/SCL
SD/OE
V
DDO
4
OUT4
5P49V5901 MARCH 3, 2017
OUT4B
Powerful combination - Power Mosfet
[table][tr][td]Infineon Technologies and Fairchild Semiconductor Enter Into Compatibility Agreement for Power MOSFETs [/td][/tr][/table][table][tr][td][img]http://www.powersystemsdesign.com/images/sto...
安_然 Analog electronics
[TI DLP Creative Collection] + Ground interactive game system based on TI DLP
Introduction to DLP TechnologyDLP technology was successfully developed by Dr. Larry Hornbeck of Texas Instruments in the United States. Dr. Larry Hornbeck began to study the principle of using reflec...
tagetage TI Technology Forum
Designed BeagleBone expansion board (upload protel format file)
In the past two days, I designed a BeagleBone expansion board, connected to sensors such as temperature, acceleration, carbon monoxide, GPS, GPRS module, and short-range wireless module.An external 12...
zhdphao DSP and ARM Processors
[Atria AT32WB415 Review] 2. Firmware burning (taking AT-Link burning as an example)
Next is the previous review report: [Atria AT32WB415 Review] 1. Unboxing, installation and use of AT32 IDE development environment (especially error resolution) - RF/Wireless - Electronic Engineering ...
szjm-slm RF/Wirelessly
Why do DSPs with large on-chip RAM have high efficiency?
[i=s] This post was last edited by Aguilera on 2019-1-8 17:26 [/i] [size=5][font=sans-serif] At present, the on-chip RAM of DSP is getting bigger and bigger. To design an efficient DSP system, you sho...
Aguilera DSP and ARM Processors
Is it useful to wrap the signal line with copper foil?
Does copper foil need grounding?...
ship123 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2882  1537  2508  436  2901  59  31  51  9  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号