EEWORLDEEWORLDEEWORLD

Part Number

Search

5SGXMA3E3H29C3N

Description
FPGA - Field Programmable Gate Array FPGA - Stratix V GX 957 LABs 360 IOs
CategoryProgrammable logic devices    Programmable logic   
File Size812KB,23 Pages
ManufacturerAltera (Intel)
Environmental Compliance
Download Datasheet Parametric View All

5SGXMA3E3H29C3N Online Shopping

Suppliers Part Number Price MOQ In stock  
5SGXMA3E3H29C3N - - View Buy Now

5SGXMA3E3H29C3N Overview

FPGA - Field Programmable Gate Array FPGA - Stratix V GX 957 LABs 360 IOs

5SGXMA3E3H29C3N Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerAltera (Intel)
package instructionHBGA-780
Reach Compliance Codecompliant
JESD-30 codeS-PBGA-B780
length33 mm
Configurable number of logic blocks12830
Number of entries360
Number of logical units340000
Output times360
Number of terminals780
Maximum operating temperature85 °C
Minimum operating temperature
organize12830 CLBS
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA780,28X28,40
Package shapeSQUARE
Package formGRID ARRAY
power supply0.85,1.5,2.5,2.5/3,1.2/3 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height3.6 mm
Maximum supply voltage0.88 V
Minimum supply voltage0.82 V
Nominal supply voltage0.85 V
surface mountYES
technologyCMOS
Temperature levelOTHER
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
width33 mm
2015.10.01
Stratix V Device Overview
Subscribe
Send Feedback
SV51001
Altera’s 28-nm Stratix
®
V FPGAs include innovations such as an enhanced core architecture, integrated
transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual
property (IP) blocks.
With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices optimized for:
• Bandwidth-centric applications and protocols, including PCI Express
®
(PCIe
®
) Gen3
• Data-intensive applications for 40G/100G and beyond
• High-performance, high-precision digital signal processing (DSP) applications
Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of
applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-
risk, low-cost path to HardCopy
®
V ASICs.
Related Information
Stratix V Device Handbook: Known Issues
Lists the planned updates to the
Stratix V Device Handbook
chapters.
Stratix V Family Variants
The Stratix V device family contains the GT, GX, GS, and E variants.
Stratix V GT
devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications
that require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communica‐
tions systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and
GX channels, respectively.
Stratix V GX
devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These
transceivers also support backplane and optical interface applications. These devices are optimized for
high-performance, high-bandwidth applications such as 40G/100G optical transport, packet processing,
and traffic management found in wireline, military communications, and network test equipment
markets.
Stratix V GS
devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18
or 1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps
data rate capability. These transceivers also support backplane and optical interface applications. These
devices are optimized for transceiver-based DSP-centric applications found in wireline, military,
broadcast, and high-performance computing markets.
2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html.
Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
©
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134
LSM6DS3 3D Accelerometer and 3D Gyroscope PCB Package and Code
The LSM6DS3 3D accelerometer and 3D gyroscope are system-in-packages that operate in 1.25mA (up to 1.6kHz ODR) high-performance mode. It features always-on low power consumption to provide you with th...
littleshrimp MEMS sensors
The trade-off between ARM, DSP and FPGA?
I'm a novice , please help me analyze it....
dianzijie5 Embedded System
Please help me how to solve this error
I am developing an Ndis driver under Wince, and the following error occurs during compilation. The function NdisMCmRegisterAddressFamily is in ndis.h, and the header file has been included, but there ...
jxz128 Embedded System
STM32PB2 (BOOT1) usage precautions
Note on the use of STM32 PB2 (BOOT1) Since the STM32 PB2 pin is a multiplexed pin, and the multiplexed function is used for boot selection, be careful when using it------------------------------------...
a8719978 stm32/stm8
[Help] Dual-machine fault-tolerant system!!!!
Based on 51 dual-machine fault-tolerant system, a car is used to simulate the lunar rover, and more than two 51 machines are used to control the movement of the car. Multiple 51 machines work in coord...
scykj Embedded System
Protel Design Tips
Placeport is used when designing multiple circuit diagrams. When generating a network table, select Net Labels and Ports Global in the Net identifier Scope option ....
heningbo PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1790  1085  1371  39  2093  37  22  28  1  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号